ATE421201T1 - Verbesserungen für datenrückgewinnungsschaltungen mit überabtastung zu wahl des besten datenabtastwertes - Google Patents

Verbesserungen für datenrückgewinnungsschaltungen mit überabtastung zu wahl des besten datenabtastwertes

Info

Publication number
ATE421201T1
ATE421201T1 AT04105473T AT04105473T ATE421201T1 AT E421201 T1 ATE421201 T1 AT E421201T1 AT 04105473 T AT04105473 T AT 04105473T AT 04105473 T AT04105473 T AT 04105473T AT E421201 T1 ATE421201 T1 AT E421201T1
Authority
AT
Austria
Prior art keywords
data
sample
oversampling
circuit
edge
Prior art date
Application number
AT04105473T
Other languages
English (en)
Inventor
Vincent Vallet
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of ATE421201T1 publication Critical patent/ATE421201T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03828—Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
    • H04L7/0338—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals the correction of the phase error being performed by a feed forward loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Power Engineering (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
AT04105473T 2003-12-19 2004-11-03 Verbesserungen für datenrückgewinnungsschaltungen mit überabtastung zu wahl des besten datenabtastwertes ATE421201T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP03368124 2003-12-19

Publications (1)

Publication Number Publication Date
ATE421201T1 true ATE421201T1 (de) 2009-01-15

Family

ID=36460921

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04105473T ATE421201T1 (de) 2003-12-19 2004-11-03 Verbesserungen für datenrückgewinnungsschaltungen mit überabtastung zu wahl des besten datenabtastwertes

Country Status (3)

Country Link
US (2) US7406142B2 (de)
AT (1) ATE421201T1 (de)
DE (1) DE602004019040D1 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8130889B2 (en) 2005-04-04 2012-03-06 Texas Instruments Incorporated Receive timing manager
CA2510828A1 (en) * 2005-07-06 2007-01-06 John W. Bogdan Edge detecting filters
TWI316656B (en) * 2005-08-19 2009-11-01 Via Tech Inc Clock-signal adjusting method and device
EP1865649A1 (de) * 2006-06-06 2007-12-12 STMicroelectronics S.r.l. Takt- und Daten-Rückgewinnung unter Verwendung sowohl von Überabtastung als auch Datenverfolgung
JP2008066879A (ja) * 2006-09-05 2008-03-21 Ricoh Co Ltd オーバーサンプリング回路及びオーバーサンプリング方法
US8223909B2 (en) * 2007-06-15 2012-07-17 Panasonic Corporation Digital sampling apparatuses and methods
KR20090054821A (ko) * 2007-11-27 2009-06-01 삼성전자주식회사 데이터 복원 장치 및 그 방법
WO2009141680A1 (en) * 2008-05-19 2009-11-26 Freescale Semiconductor, Inc. Method for sampling data and apparatus therefor
JP4682257B2 (ja) * 2009-03-30 2011-05-11 富士通株式会社 受信装置
JPWO2011004580A1 (ja) * 2009-07-06 2012-12-20 パナソニック株式会社 クロックデータリカバリ回路
JP2012109931A (ja) * 2010-10-25 2012-06-07 Ricoh Co Ltd オーバーサンプリング回路及びそれを用いたシリアル通信装置及びシリアル通信方法
US8653868B2 (en) 2012-06-28 2014-02-18 Intel Corporation Low power data recovery
TWI554037B (zh) * 2015-04-16 2016-10-11 群聯電子股份有限公司 時脈資料回復電路模組、記憶體儲存裝置及相位鎖定方法
JP2017135506A (ja) * 2016-01-26 2017-08-03 株式会社日立製作所 スキュー調整回路、半導体装置およびスキューキャリブレーション方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4635049A (en) * 1984-06-27 1987-01-06 Tektronix, Inc. Apparatus for presenting image information for display graphically
US6249544B1 (en) 1998-11-13 2001-06-19 Broadcom Corporation System and method for high-speed decoding and ISI compensation in a multi-pair transceiver system
EP1402379A4 (de) * 2001-05-25 2009-08-12 Annapolis Micro Systems Inc Verfahren und vorrichtung zur modellierung von datenflusssystemen und der realisierung in hardware
US20040062362A1 (en) * 2002-09-18 2004-04-01 Yasuyuki Matsuya Data communication method, data transmitting apparatus, data receiving apparatus, and data transmission program
US7231008B2 (en) * 2002-11-15 2007-06-12 Vitesse Semiconductor Corporation Fast locking clock and data recovery unit
US7221725B2 (en) * 2003-06-27 2007-05-22 Sigmatel, Inc. Host interface data receiver

Also Published As

Publication number Publication date
US7406142B2 (en) 2008-07-29
US7630467B2 (en) 2009-12-08
US20080187079A1 (en) 2008-08-07
US20060109942A1 (en) 2006-05-25
DE602004019040D1 (de) 2009-03-05

Similar Documents

Publication Publication Date Title
DE602004019040D1 (de) Verbesserungen für Datenrückgewinnungsschaltungen mit Überabtastung zu Wahl des besten Datenabtastwertes
EP1903712A3 (de) Signalverschachtelung für einen seriellen Takt und Datenwiederherstellung
WO2007112360A3 (en) Improved digital trigger
WO2008140791A3 (en) Computation of phase relationship by clock sampling
ATE437490T1 (de) Kommadetektion im infiniband
CN102457261B (zh) 无干扰过采样时钟和数据恢复
WO2009069205A1 (ja) ビット識別回路
JP5896602B2 (ja) 通信回路及びサンプリング調整方法
CN103475362A (zh) 基于过采样的无需时钟恢复的数据恢复电路
EP2856648B1 (de) Verzerrungstolerantes takt- und datenrückgewinnungssystem
EP1139601A3 (de) Empfangsschaltung für DSRC radio
EP1545046A3 (de) Verbesserungen für Datenrückgewinnungsschaltungen mit Überabtastung zu Wahl des besten Datenabtastwertes
EP1518346A1 (de) Digitale signalverarbeitung eines vielfach eingelesenen signals
US8275085B2 (en) Apparatus and method for recovering data
WO2009069246A1 (ja) 位相比較器、ｐｌｌ回路、情報再生処理装置、光ディスク再生装置及び磁気ディスク再生装置
KR20200041664A (ko) 클락 신호의 주파수 및 위상을 감지하는 집적 회로 및 이를 포함하는 클락 및 데이터 복원 회로
JPH07131498A (ja) 復調器
TW200721766A (en) Data dependent timing recovery
JP4531827B2 (ja) 通信装置
CN101771527A (zh) 一种异步通信的时钟提取装置和方法
CN106788955B (zh) 一种四相位高速码元检测方法
RU2006102825A (ru) Способ приема шумоподобных сигналов с минимальной частотной манипуляцией
JP5447385B2 (ja) クロック再生回路およびクロック再生方法
JP2008536383A5 (de)
CN121524132B (zh) 一种异步时钟域数据读写方法及先进先出缓存系统

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties