ATE424582T1 - Verfahren und vorrichtung zum starten von leseoptimierungen in speicher-verbindungen - Google Patents

Verfahren und vorrichtung zum starten von leseoptimierungen in speicher-verbindungen

Info

Publication number
ATE424582T1
ATE424582T1 AT02778817T AT02778817T ATE424582T1 AT E424582 T1 ATE424582 T1 AT E424582T1 AT 02778817 T AT02778817 T AT 02778817T AT 02778817 T AT02778817 T AT 02778817T AT E424582 T1 ATE424582 T1 AT E424582T1
Authority
AT
Austria
Prior art keywords
optimizations
starting reading
memory connections
memory
read
Prior art date
Application number
AT02778817T
Other languages
English (en)
Inventor
Randy Osborne
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE424582T1 publication Critical patent/ATE424582T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1626—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Coupling Device And Connection With Printed Circuit (AREA)
  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)
AT02778817T 2001-11-12 2002-11-07 Verfahren und vorrichtung zum starten von leseoptimierungen in speicher-verbindungen ATE424582T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/010,994 US6941425B2 (en) 2001-11-12 2001-11-12 Method and apparatus for read launch optimizations in memory interconnect

Publications (1)

Publication Number Publication Date
ATE424582T1 true ATE424582T1 (de) 2009-03-15

Family

ID=21748391

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02778817T ATE424582T1 (de) 2001-11-12 2002-11-07 Verfahren und vorrichtung zum starten von leseoptimierungen in speicher-verbindungen

Country Status (8)

Country Link
US (1) US6941425B2 (de)
EP (1) EP1444588B1 (de)
KR (1) KR100618474B1 (de)
CN (2) CN1908924A (de)
AT (1) ATE424582T1 (de)
DE (1) DE60231422D1 (de)
TW (1) TWI301235B (de)
WO (1) WO2003042849A2 (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7320094B2 (en) * 2003-07-22 2008-01-15 Intel Corporation Retraining derived clock receivers
US7111153B2 (en) * 2003-09-30 2006-09-19 Intel Corporation Early data return indication mechanism
US7966439B1 (en) * 2004-11-24 2011-06-21 Nvidia Corporation Apparatus, system, and method for a fast data return memory controller
US20070005868A1 (en) * 2005-06-30 2007-01-04 Osborne Randy B Method, apparatus and system for posted write buffer for memory with unidirectional full duplex interface
US8325768B2 (en) 2005-08-24 2012-12-04 Intel Corporation Interleaving data packets in a packet-based communication system
US8441913B2 (en) 2005-09-27 2013-05-14 Qualcomm Incorporated Switching diversity in broadcast OFDM systems based on multiple receive antennas
US7783823B2 (en) * 2007-07-31 2010-08-24 Hewlett-Packard Development Company, L.P. Hardware device data buffer
EP2359248A4 (de) * 2008-12-19 2012-06-13 Hewlett Packard Development Co Redundante datenspeicherung für gleichförmige leselatenz
US8839275B1 (en) 2011-06-06 2014-09-16 Proximal Data, Inc. Method for intercepting input/output requests and responses
US9442859B1 (en) 2012-06-17 2016-09-13 Samsung Electronics Co., Ltd. Method for asynchronous population of data caches used with mass storage devices
US9104552B1 (en) 2012-06-23 2015-08-11 Samsung Electronics Co., Ltd. Method for the use of shadow ghost lists to prevent excessive wear on FLASH based cache devices
CN104769570B (zh) * 2012-10-22 2018-05-15 英特尔公司 控制多时隙链路层微片中的消息收发
US9507746B2 (en) 2012-10-22 2016-11-29 Intel Corporation Control messaging in multislot link layer flit
CN107797759B (zh) * 2016-09-05 2021-05-18 北京忆恒创源科技有限公司 访问缓存信息的方法、装置与驱动器
US12249022B2 (en) * 2021-09-16 2025-03-11 Nvidia Corporation Displaced micro-meshes for ray and path tracing

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ATE130447T1 (de) 1990-09-27 1995-12-15 Siemens Nixdorf Inf Syst Multiprozessorsystem mit gemeinsamem speicher.
JPH07504773A (ja) * 1992-03-18 1995-05-25 セイコーエプソン株式会社 マルチ幅のメモリ・サブシステムをサポートするためのシステム並びに方法
US6487626B2 (en) * 1992-09-29 2002-11-26 Intel Corporaiton Method and apparatus of bus interface for a processor
JP3010947B2 (ja) 1992-11-26 2000-02-21 日本電気株式会社 メモリアクセス制御装置
US5636364A (en) * 1994-12-01 1997-06-03 International Business Machines Corporation Method for enabling concurrent misses in a cache memory
US5552059A (en) * 1995-03-15 1996-09-03 Canadian Forest Products Ltd. Process to decontaminate soil containing chlorophenols
US6308248B1 (en) * 1996-12-31 2001-10-23 Compaq Computer Corporation Method and system for allocating memory space using mapping controller, page table and frame numbers
FR2759178B1 (fr) * 1997-02-05 1999-04-09 Sgs Thomson Microelectronics Circuit de gestion de memoire dans un environnement multi-utilisateurs avec requete et priorite d'acces
US6092158A (en) * 1997-06-13 2000-07-18 Intel Corporation Method and apparatus for arbitrating between command streams
US6285679B1 (en) * 1997-08-22 2001-09-04 Avici Systems, Inc. Methods and apparatus for event-driven routing
US6247084B1 (en) * 1997-10-08 2001-06-12 Lsi Logic Corporation Integrated circuit with unified memory system and dual bus architecture
US6295581B1 (en) * 1998-02-20 2001-09-25 Ati Technologies, Inc. Method and apparatus for assuring cache coherency
US6266747B1 (en) * 1998-10-30 2001-07-24 Telefonaktiebolaget Lm Ericsson (Publ) Method for writing data into data storage units
EP1912124B8 (de) * 1999-10-14 2013-01-09 Bluearc UK Limited Vorrichtung und System zur Ausführung von Betriebsfunktionen

Also Published As

Publication number Publication date
WO2003042849A3 (en) 2003-10-16
KR20050056934A (ko) 2005-06-16
DE60231422D1 (de) 2009-04-16
KR100618474B1 (ko) 2006-08-31
US20030093631A1 (en) 2003-05-15
CN1585934A (zh) 2005-02-23
WO2003042849A2 (en) 2003-05-22
TWI301235B (en) 2008-09-21
US6941425B2 (en) 2005-09-06
CN100409211C (zh) 2008-08-06
HK1064463A1 (en) 2005-01-28
EP1444588A2 (de) 2004-08-11
CN1908924A (zh) 2007-02-07
EP1444588B1 (de) 2009-03-04

Similar Documents

Publication Publication Date Title
DE60231422D1 (de) Verfahren und Vorrichtung zum Starten von Leseoptimierungen in Speicher-Verbindungen
DE60130855D1 (de) Vorrichtung zum Lesen von Bildkodedaten
NO20016292D0 (no) Fremgangsmåte, anordning, program og registreringsmedium for informasjonsprosessering
DE60133683D1 (de) Vorrichtung zum Ausrichten von einem bogenförmigen Medium
ATA8612001A (de) Verfahren zum testen von software
ATE466337T1 (de) Verfahren und vorrichtung zur seitengruppierung in einem block
DE60319661D1 (de) Datenverarbeitungsverfahren und Vorrichtung zum Einfügen und Auffinden von Wasserzeichen
DE60332091D1 (de) Informationsverarbeitungsvorrichtung, speicherverwaltungsvorrichtung, speicherverwaltungsverfahren und informationsverarbeitungsverfahren
ATE334734T1 (de) Verfahren und vorrichtung zum herunterladen von peripherem code
DE60100183D1 (de) Verfahren und Vorrichtung zum Ausrichten von Teleskopen in optischen Verbindungen in freien Raum
DE60201947D1 (de) Vorrichtung zum Suchen von ähnlichen Bearbeitungsdaten und darauf basierende automatische Programmiervorrichtung
DE602004011145D1 (de) Vorrichtung und Verfahren zum Lesen von optischen Informationen
DE60119403D1 (de) Vorrichtung und Verfahren zum Ändern von Karteninformationen
ATA1242002A (de) Verfahren und einrichtung zum optischen testen von halbleiterbauelementen
DE60213877D1 (de) Optische Platte, Verfahren und Einrichtung zum Lesen von Informationen
DE60328788D1 (de) Verfahren und einrichtung zum verknüpfen von multimedia-daten
TW200502754A (en) A method and apparatus for determining the write delay time of a memory
ATE375547T1 (de) Verfahren und vorrichtung zum einschreiben von daten in einen nicht flüchtigen speicher
DE60237494D1 (de) Vorrichtung, Verfahren und Rechnerprogramm zum Anzeigen von Signalverarbeitungsdaten
DE60132055D1 (de) Verfahren und Vorrichtung zum Reproduzieren von Dateien
DE60304999D1 (de) Vorrichtung und verfahren zum kodieren einer selbstvorladefunktion
DE50307039D1 (de) Datenkommunikationssystem, rechner, sowie datenkommunikationsverfahren zum parallelen betrieb von standard-basierten und proprietären ressourcen
DE10248006B8 (de) Verfahren und Vorrichtung zum Verschlüsseln von Daten
ATE322363T1 (de) Verfahren zum hydrieren von gipsplatten, einrichtung dafür
DE60212566D1 (de) Vorrichtung und Verfahren zum Empfang von Telewebdaten

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties