ATE425606T1 - Verfahren und ausrüstung zur reduzierung von phasensprüngen beim umschalten zwischen synkronisationsquellen - Google Patents

Verfahren und ausrüstung zur reduzierung von phasensprüngen beim umschalten zwischen synkronisationsquellen

Info

Publication number: ATE425606T1
Authority: AT; Austria
Prior art keywords: signal; sources; phase jumps; reducing phase; syncronization
Prior art date: 2002-08-30

Application number

AT02755999T

Other languages

English (en)

Inventor

Arild Wego

Pal Hellum

Original Assignee

Ericsson Telefon Ab L M

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

2002-08-30

Filing date

2002-08-30

Publication date

2009-03-15

2002-08-30 Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M

2009-03-15 Application granted granted Critical

2009-03-15 Publication of ATE425606T1 publication Critical patent/ATE425606T1/de

Links

Classifications

- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
- H04J3/0688—Change of the master or reference, e.g. take-over or failure of the master

Landscapes

Engineering & Computer Science (AREA)
Computer Networks & Wireless Communication (AREA)
Signal Processing (AREA)
Synchronisation In Digital Transmission Systems (AREA)
Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Time-Division Multiplex Systems (AREA)

AT02755999T 2002-08-30 2002-08-30 Verfahren und ausrüstung zur reduzierung von phasensprüngen beim umschalten zwischen synkronisationsquellen ATE425606T1 (de)

Applications Claiming Priority (1)

Application Number	Priority Date	Filing Date	Title
PCT/NO2002/000304 WO2004021636A1 (en)	2002-08-30	2002-08-30	Method and arrangement for reducing phase jumps when switching between synchronisation sources

Publications (1)

Publication Number	Publication Date
ATE425606T1 true ATE425606T1 (de)	2009-03-15

Family

ID=31973752

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
AT02755999T ATE425606T1 (de)	2002-08-30	2002-08-30	Verfahren und ausrüstung zur reduzierung von phasensprüngen beim umschalten zwischen synkronisationsquellen

Country Status (8)

Country	Link
US (1)	US7155191B2 (de)
EP (1)	EP1532764B1 (de)
CN (1)	CN100393024C (de)
AT (1)	ATE425606T1 (de)
AU (1)	AU2002321951A1 (de)
DE (1)	DE60231563D1 (de)
RU (1)	RU2288543C2 (de)
WO (1)	WO2004021636A1 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
US7747237B2 (en) *	2004-04-09	2010-06-29	Skyworks Solutions, Inc.	High agility frequency synthesizer phase-locked loop
CN1848713B (zh) *	2005-11-17	2010-08-11	华为技术有限公司	时分复用系统子节点帧同步实现方法及实现装置
DE102006024470B4 (de) *	2006-05-24	2015-07-09	Xignal Technologies Ag	Umschaltbarer Phasenregelkreis sowie Verfahren zum Betrieb eines umschaltbaren Phasenregelkreises
DE102007046300A1 (de) *	2007-07-26	2009-01-29	Rohde & Schwarz Gmbh & Co. Kg	Verfahren zur Synchronisation von mehreren Messkanalbaugruppen und/oder Messgeräten sowie entsprechendes Messgerät
US7902886B2 (en) *	2007-10-30	2011-03-08	Diablo Technologies Inc.	Multiple reference phase locked loop
RU2665241C1 (ru) *	2017-10-13	2018-08-28	Геннадий Сендерович Брайловский	Способ подстройки частоты и фазовый детектор
CN116387956B (zh) *	2023-03-09	2026-03-03	国科大杭州高等研究院	基于pdh技术的激光器数字锁频主控模块及数字锁频系统

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
US5042082A (en) *	1989-06-26	1991-08-20	Telefonaktiebolaget L. M. Ericsson	Mobile assisted handoff
SU1827053A3 (ru) *	1991-01-24	1993-07-07	Bopoheжckий Haучho-Иccлeдobateльckий Иhctиtуt Cbязи	Шиpokoпoлochaя paдиoлиhия пpиemoпepeдaчи диckpethoй иhфopmaции
FR2698744B1 (fr) *	1992-11-30	1995-01-13	Alcatel Radiotelephone	Procédé d'ajustement optimal de trames de paroles et station d'émission/réception de base mettant en Óoeuvre ce procédé.
DK138196A (da) *	1996-12-04	1998-06-05	Dsc Communications As	Fremgangsmåde og kredsløb til frembringelse af et systemkloksignal
DK138096A (da) *	1996-12-04	1998-06-05	Dsc Communications As	Fremgangsmåde og kredsløb til frembringelse af et centralt kloksignal
US6087920A (en) *	1997-02-11	2000-07-11	Pulse Engineering, Inc.	Monolithic inductor
US5909149A (en) *	1997-08-29	1999-06-01	Lucent Technologies, Inc.	Multiband phase locked loop using a switched voltage controlled oscillator
JP3237637B2 (ja) *	1999-01-05	2001-12-10	日本電気株式会社	クロック同期回路
CN1160862C (zh) *	1999-12-29	2004-08-04	上海贝尔有限公司	控制时钟信号切换时相位瞬变的方法及其装置
JP4228518B2 (ja) *	2000-06-09	2009-02-25	パナソニック株式会社	デジタルｐｌｌ装置
US6489852B1 (en) *	2000-07-20	2002-12-03	Marconi Communications, Inc.	Slew controlled frame aligner for a phase locked loop
CA2324535A1 (en) *	2000-10-27	2002-04-27	Pmc-Sierra Inc.	Adaptive phase shift filtration of pointer justification jitter in synchronous-plesiosynchronous signal desynchronization
DE10123932B4 (de) *	2001-05-11	2005-03-24	Siemens Ag	Verfahren zur Erzeugung eines internen Taktes in einer elektrischen Schaltung und entsprechende elektrische Schaltung mit einem zentralen Taktgenerator
JP3531630B2 (ja) *	2001-08-07	2004-05-31	日本電気株式会社	クロック生成回路
US6621304B2 (en) *	2001-11-06	2003-09-16	Infineon Technologies Aktiengesellschaft	Clocking and synchronization circuitry
US6999480B2 (en) *	2001-11-26	2006-02-14	Applied Micro Circuits Corporation	Method and apparatus for improving data integrity and desynchronizer recovery time after a loss of signal
DE60219527T8 (de) *	2002-01-16	2008-04-10	Mitsubishi Denki K.K.	Takterzeugungsschaltung

2002
- 2002-08-30 RU RU2005108980/09A patent/RU2288543C2/ru not_active IP Right Cessation
- 2002-08-30 DE DE60231563T patent/DE60231563D1/de not_active Expired - Lifetime
- 2002-08-30 AT AT02755999T patent/ATE425606T1/de not_active IP Right Cessation
- 2002-08-30 US US10/521,388 patent/US7155191B2/en not_active Expired - Lifetime
- 2002-08-30 WO PCT/NO2002/000304 patent/WO2004021636A1/en not_active Ceased
- 2002-08-30 AU AU2002321951A patent/AU2002321951A1/en not_active Abandoned
- 2002-08-30 CN CNB028295102A patent/CN100393024C/zh not_active Expired - Fee Related
- 2002-08-30 EP EP02755999A patent/EP1532764B1/de not_active Expired - Lifetime

Also Published As

Publication number	Publication date
RU2005108980A (ru)	2005-08-27
US7155191B2 (en)	2006-12-26
AU2002321951A1 (en)	2004-03-19
US20050245223A1 (en)	2005-11-03
EP1532764B1 (de)	2009-03-11
CN100393024C (zh)	2008-06-04
RU2288543C2 (ru)	2006-11-27
CN1650567A (zh)	2005-08-03
DE60231563D1 (de)	2009-04-23
EP1532764A1 (de)	2005-05-25
WO2004021636A1 (en)	2004-03-11

Similar Documents

Publication	Publication Date	Title
KR960012737A (ko)	1996-04-20	순간적으로 클럭 주파수를 쉬프트하는 위상 동기 회로(pll) 시스템 클럭 발생기
DE60020742D1 (de)	2005-07-14	Frequenzteilung/vervielfachung mit minimierung des jitters
KR920005502A (ko)	1992-03-28	디지탈 위상 고정루프
TW200419910A (en)	2004-10-01	Method and device for generating a clock signal having predetermined clock signal properties
ATE362223T1 (de)	2007-06-15	Frequenzumsetzer und verfahren dazu
TW200625822A (en)	2006-07-16	Spread spectrum clock generator and method for generating a spread spectrum clock signal
JP2001051747A5 (de)	2005-05-12
KR960702233A (ko)	1996-03-28	다중 위상 동기 클럭 복원 회로(a multiple phase-lock-loop clock recovery circuit)
MY126186A (en)	2006-09-29	Digital frequency multiplier
GB2431061A (en)	2007-04-11	Synchronous follow-up apparatus and synchronous follow-up method
KR840001033A (ko)	1984-03-26	텔리비젼 수신기용 동기회로
KR970031357A (ko)	1997-06-26	소수배 시스템에 있어서 클록 동기 체계(clock synchronization scheme for fractional multiplication systems)
DE60231563D1 (de)	2009-04-23	Verfahren und ausrüstung zur reduzierung von phasensprüngen beim umschalten zwischen synkronisationsquellen
DE60302440D1 (de)	2005-12-29	Schwingungsarme phasenregelschleife
ATE347751T1 (de)	2006-12-15	Fraktional-n-synthesizer und verfahren zur synchronisation der ausgangsphase
EP1239627A3 (de)	2005-11-30	Schaltung zur Daten-und Taktrückgewinnung
TW200505166A (en)	2005-02-01	Phase locked loop system capable of deskewing and method therefor
US20130154730A1 (en)	2013-06-20	Using a new synchronization scheme for a multi-channel class-d amplifier
JP2003511969A (ja)	2003-03-25	Ｐｃｍクロックと擬似ランダム・クロックとの同期
JPS63169846A (ja)	1988-07-13	フレ−ムパルス発生方式
WO2002093749A3 (de)	2003-12-18	Verfahren zur erzeugung eines internen taktes in einer elektrischen schaltung und entsprechende elektrische schaltung mit einem zentralen taktgenerator
KR0184198B1 (ko)	1999-04-15	클럭 발생장치
JPH0275240A (ja)	1990-03-14	伝送スクランブル方式
JP3175217B2 (ja)	2001-06-11	デジタルｐｌｌ回路
JP2000148281A (ja)	2000-05-26	クロック選択回路

Legal Events

Date	Code	Title	Description
2009-09-15	RER	Ceased as to paragraph 5 lit. 3 law introducing patent treaties