ATE428225T1 - Faltungskodierer wobei ein geanderter multiplizierer verwendet wird - Google Patents

Faltungskodierer wobei ein geanderter multiplizierer verwendet wird

Info

Publication number
ATE428225T1
ATE428225T1 AT01310694T AT01310694T ATE428225T1 AT E428225 T1 ATE428225 T1 AT E428225T1 AT 01310694 T AT01310694 T AT 01310694T AT 01310694 T AT01310694 T AT 01310694T AT E428225 T1 ATE428225 T1 AT E428225T1
Authority
AT
Austria
Prior art keywords
multiplier
modified
convolutional coding
function
coding
Prior art date
Application number
AT01310694T
Other languages
English (en)
Inventor
Peter Richard Dent
Original Assignee
Texas Instruments Inc
Texas Instruments Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc, Texas Instruments Ltd filed Critical Texas Instruments Inc
Application granted granted Critical
Publication of ATE428225T1 publication Critical patent/ATE428225T1/de

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52Multiplying; Dividing
    • G06F7/523Multiplying only
    • G06F7/53Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/724Finite field arithmetic
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/23Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using convolutional codes, e.g. unit memory codes

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Error Detection And Correction (AREA)
  • Mobile Radio Communication Systems (AREA)
AT01310694T 2001-12-20 2001-12-20 Faltungskodierer wobei ein geanderter multiplizierer verwendet wird ATE428225T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP01310694A EP1322042B1 (de) 2001-12-20 2001-12-20 Faltungskodierer wobei ein geänderter Multiplizierer verwendet wird

Publications (1)

Publication Number Publication Date
ATE428225T1 true ATE428225T1 (de) 2009-04-15

Family

ID=8182557

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01310694T ATE428225T1 (de) 2001-12-20 2001-12-20 Faltungskodierer wobei ein geanderter multiplizierer verwendet wird

Country Status (4)

Country Link
US (1) US7039852B2 (de)
EP (1) EP1322042B1 (de)
AT (1) ATE428225T1 (de)
DE (1) DE60138290D1 (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6973579B2 (en) 2002-05-07 2005-12-06 Interdigital Technology Corporation Generation of user equipment identification specific scrambling code for the high speed shared control channel
DE10336121B4 (de) * 2003-08-06 2006-10-26 Infineon Technologies Ag Serielle asynchrone Schnittstelle mit SLIP-Kodierung/Dekodierung und CRC-Prüfung im Sende- und Empfangspfad
US20050094551A1 (en) * 2003-09-25 2005-05-05 Broadcom Corporation Processor instruction for DMT encoding
US7305608B2 (en) * 2003-09-25 2007-12-04 Broadcom Corporation DSL trellis encoding
US7751557B2 (en) * 2003-09-26 2010-07-06 Broadcom Corporation Data de-scrambler
US7580412B2 (en) * 2003-09-26 2009-08-25 Broadcom Corporation System and method for generating header error control byte for Asynchronous Transfer Mode cell
US7903810B2 (en) * 2003-09-26 2011-03-08 Broadcom Corporation Single instruction for data scrambling
US7734041B2 (en) * 2003-09-26 2010-06-08 Broadcom Corporation System and method for de-scrambling and bit-order-reversing payload bytes in an Asynchronous Transfer Mode cell
US7756273B2 (en) * 2003-09-26 2010-07-13 Broadcom Corporation System and method for bit-reversing and scrambling payload bytes in an asynchronous transfer mode cell
DE10359268B4 (de) * 2003-12-17 2011-05-19 Infineon Technologies Ag Vorrichtung zum Erzeugen von Sendesignalen in einer Mobilfunkstation mittels eines Verwürfelungscode-Generators für Präambeln und für Sendesignale dedizierter physikalischer Kanäle
US8000377B2 (en) * 2004-05-24 2011-08-16 General Dynamics C4 Systems, Inc. System and method for variable rate multiple access short message communications
US20070223572A1 (en) * 2006-03-24 2007-09-27 Samsung Electronics Co., Ltd. Method and system of pixel interleaving for improving video signal transmission quality in wireless communication
US8194750B2 (en) 2006-10-16 2012-06-05 Samsung Electronics Co., Ltd. System and method for digital communication having a circulant bit interleaver for equal error protection (EEP) and unequal error protection (UEP)
US10216567B1 (en) * 2018-08-22 2019-02-26 Avago Technologies International Sales Pte. Limited Direct parity encoder
US11979207B2 (en) * 2021-06-03 2024-05-07 Cornell University Sparsity-adaptive equalization for communication systems

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3678469A (en) * 1970-12-01 1972-07-18 Ibm Universal cyclic division circuit
JPS5949640A (ja) * 1982-09-16 1984-03-22 Toshiba Corp 乗算回路
JP3351413B2 (ja) * 2000-03-01 2002-11-25 日本電気株式会社 並列処理リードソロモン符号化回路及びそれに用いる並列処理リードソロモン符号化方法
JP2001298370A (ja) * 2000-04-13 2001-10-26 Matsushita Electric Ind Co Ltd 符号化装置

Also Published As

Publication number Publication date
US20030120994A1 (en) 2003-06-26
DE60138290D1 (de) 2009-05-20
EP1322042A1 (de) 2003-06-25
EP1322042B1 (de) 2009-04-08
US7039852B2 (en) 2006-05-02

Similar Documents

Publication Publication Date Title
ATE428225T1 (de) Faltungskodierer wobei ein geanderter multiplizierer verwendet wird
CN1323491C (zh) 移动通信系统中编码和解码传输格式组合指示符的设备和方法
CN1199365C (zh) 在异步码分多址通信系统中编码/解码传输格式组合指示符位的设备和方法
Kumar et al. Bounds on the linear span of bent sequences
MY128666A (en) Device and method for generating and distributing coded symbols in a cdma communication system
CN1393071A (zh) 异步码分多址通信系统中编解码传输格式组合指示符位的装置和方法
EP0684712A3 (de) Endgerät in SDH Netzwerken unter Verwendung fehlerkorrigierender Codes
MY116059A (en) Simple enclosure for electronic components
CA2342808A1 (en) Apparatus and method for generating scrambling code in umts mobile communication system
CN1567730A (zh) 用于通信系统的信道编码/解码设备
KR20040068891A (ko) 고속 공유 채널의 디스크램블링을 위한 사용자 장비
KR100315709B1 (ko) 이동통신시스템의채널확산장치및방법
ES2216125T3 (es) Metodo y equipo de transmision de datos para codificar una señal.
EP1208416A4 (de) Eine technik um ein parameter zu erzeugen, sowie eine prüfsumme, durch ein primitiv, welches elementare register-operationen verwendet
CA2355372A1 (en) Device and method for convolutional encoding in digital system
BR0007631A (pt) Aparelho e método de comunicação para um sistema de comunicação cdma
KR100729940B1 (ko) 통신 시스템에서 심볼들을 확산하는 방법 및 장치
US7289426B2 (en) Method and low consumption device for parallel generating channelization codes for CDMA transmissions, in particular WH and OVSF codes
CN100474785C (zh) 通信系统中信号的有效Walsh覆盖和相加的方法和装置
Ono et al. Multirate optical CDMA systems combining generalized modified prime sequence code and bi-orthogonal code
KR100810785B1 (ko) 마스크된 갈루아 선형 피드백 시프트 레지스터, 송신기 및 수신기
CN1476676A (zh) 通信系统中信号的有效处理的方法和装置
CN1310456C (zh) 通信系统方法和装置
CN1238982C (zh) 数字地面广播传输中系统信息的扩展频谱传输方法
CA2429080A1 (en) A method of updating a shift register

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties