ATE433156T1 - Mechanismus zur umordnung von transaktionen in rechnersystemen mit snoopbasierten cachespeicherkohärenz-protokollen - Google Patents

Mechanismus zur umordnung von transaktionen in rechnersystemen mit snoopbasierten cachespeicherkohärenz-protokollen

Info

Publication number
ATE433156T1
ATE433156T1 AT00950648T AT00950648T ATE433156T1 AT E433156 T1 ATE433156 T1 AT E433156T1 AT 00950648 T AT00950648 T AT 00950648T AT 00950648 T AT00950648 T AT 00950648T AT E433156 T1 ATE433156 T1 AT E433156T1
Authority
AT
Austria
Prior art keywords
requests
processed
processor
cache
shared memory
Prior art date
Application number
AT00950648T
Other languages
English (en)
Inventor
Robert Cypher
Ricky Hetherington
Belliappa Kuttanna
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Application granted granted Critical
Publication of ATE433156T1 publication Critical patent/ATE433156T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
AT00950648T 1999-07-30 2000-07-25 Mechanismus zur umordnung von transaktionen in rechnersystemen mit snoopbasierten cachespeicherkohärenz-protokollen ATE433156T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/365,159 US6484240B1 (en) 1999-07-30 1999-07-30 Mechanism for reordering transactions in computer systems with snoop-based cache consistency protocols
PCT/US2000/020198 WO2001009728A1 (en) 1999-07-30 2000-07-25 Mechanism for reordering transactions in computer systems with snoop-based cache consistency protocols

Publications (1)

Publication Number Publication Date
ATE433156T1 true ATE433156T1 (de) 2009-06-15

Family

ID=23437710

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00950648T ATE433156T1 (de) 1999-07-30 2000-07-25 Mechanismus zur umordnung von transaktionen in rechnersystemen mit snoopbasierten cachespeicherkohärenz-protokollen

Country Status (7)

Country Link
US (1) US6484240B1 (de)
EP (1) EP1200897B1 (de)
JP (1) JP2004507800A (de)
AT (1) ATE433156T1 (de)
AU (1) AU6372300A (de)
DE (1) DE60042332D1 (de)
WO (1) WO2001009728A1 (de)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1483672A4 (de) * 2002-02-28 2008-03-26 Silicon Graphics Inc Verfahren und system für cache-kohärenz in einem dsm-mehrprozessorsystem ohne wachstum des sharing-vektors
US6973545B2 (en) * 2002-06-28 2005-12-06 Sun Microsystems, Inc. System with a directory based coherency protocol and split ownership and access right coherence mechanism
US6970979B2 (en) * 2002-06-28 2005-11-29 Sun Microsystems, Inc. System with virtual address networks and split ownership and access right coherence mechanism
US6928519B2 (en) * 2002-06-28 2005-08-09 Sun Microsystems, Inc. Mechanism for maintaining cache consistency in computer systems
US6970980B2 (en) * 2002-06-28 2005-11-29 Sun Microsystems, Inc. System with multicast invalidations and split ownership and access right coherence mechanism
WO2005017775A1 (en) * 2003-08-19 2005-02-24 Koninklijke Philips Electronics N.V. Method of caching data assets
US7818391B2 (en) 2004-01-20 2010-10-19 Hewlett-Packard Development Company, L.P. System and method to facilitate ordering point migration
US20050160238A1 (en) * 2004-01-20 2005-07-21 Steely Simon C.Jr. System and method for conflict responses in a cache coherency protocol with ordering point migration
US7769959B2 (en) 2004-01-20 2010-08-03 Hewlett-Packard Development Company, L.P. System and method to facilitate ordering point migration to memory
US7620696B2 (en) * 2004-01-20 2009-11-17 Hewlett-Packard Development Company, L.P. System and method for conflict responses in a cache coherency protocol
US8176259B2 (en) 2004-01-20 2012-05-08 Hewlett-Packard Development Company, L.P. System and method for resolving transactions in a cache coherency protocol
US8145847B2 (en) * 2004-01-20 2012-03-27 Hewlett-Packard Development Company, L.P. Cache coherency protocol with ordering points
US8090914B2 (en) * 2004-01-20 2012-01-03 Hewlett-Packard Development Company, L.P. System and method for creating ordering points
US8468308B2 (en) * 2004-01-20 2013-06-18 Hewlett-Packard Development Company, L.P. System and method for non-migratory requests in a cache coherency protocol
US7167956B1 (en) * 2004-05-03 2007-01-23 Sun Microsystems, Inc. Avoiding inconsistencies between multiple translators in an object-addressed memory hierarchy
US7783843B2 (en) * 2005-05-16 2010-08-24 Hewlett-Packard Development Company, L.P. Bus interface adapted to coalesce snoop responses
US7490184B2 (en) * 2005-06-08 2009-02-10 International Business Machines Corporation Systems and methods for data intervention for out-of-order castouts
JP4208895B2 (ja) * 2006-05-30 2009-01-14 株式会社東芝 キャッシュメモリ装置および処理方法
US8706925B2 (en) * 2011-08-30 2014-04-22 Apple Inc. Accelerating memory operations blocked by ordering requirements and data not yet received
US9817693B2 (en) 2014-03-14 2017-11-14 International Business Machines Corporation Coherence protocol augmentation to indicate transaction status
US10282109B1 (en) * 2016-09-15 2019-05-07 Altera Corporation Memory interface circuitry with distributed data reordering capabilities
WO2019001418A1 (zh) * 2017-06-26 2019-01-03 上海寒武纪信息科技有限公司 数据共享系统及其数据共享方法
US11176038B2 (en) * 2019-09-30 2021-11-16 International Business Machines Corporation Cache-inhibited write operations

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5432918A (en) 1990-06-29 1995-07-11 Digital Equipment Corporation Method and apparatus for ordering read and write operations using conflict bits in a write queue
US6311286B1 (en) * 1993-04-30 2001-10-30 Nec Corporation Symmetric multiprocessing system with unified environment and distributed system functions
US5778434A (en) * 1995-06-07 1998-07-07 Seiko Epson Corporation System and method for processing multiple requests and out of order returns
US5652859A (en) 1995-08-17 1997-07-29 Institute For The Development Of Emerging Architectures, L.L.C. Method and apparatus for handling snoops in multiprocessor caches having internal buffer queues
US5778438A (en) 1995-12-06 1998-07-07 Intel Corporation Method and apparatus for maintaining cache coherency in a computer system with a highly pipelined bus and multiple conflicting snoop requests
US5893160A (en) 1996-04-08 1999-04-06 Sun Microsystems, Inc. Deterministic distributed multi-cache coherence method and system
US6253291B1 (en) * 1998-02-13 2001-06-26 Sun Microsystems, Inc. Method and apparatus for relaxing the FIFO ordering constraint for memory accesses in a multi-processor asynchronous cache system
US6189088B1 (en) * 1999-02-03 2001-02-13 International Business Machines Corporation Forwarding stored dara fetched for out-of-order load/read operation to over-taken operation read-accessing same memory location

Also Published As

Publication number Publication date
US6484240B1 (en) 2002-11-19
EP1200897A1 (de) 2002-05-02
WO2001009728A1 (en) 2001-02-08
DE60042332D1 (de) 2009-07-16
JP2004507800A (ja) 2004-03-11
AU6372300A (en) 2001-02-19
EP1200897B1 (de) 2009-06-03

Similar Documents

Publication Publication Date Title
ATE433156T1 (de) Mechanismus zur umordnung von transaktionen in rechnersystemen mit snoopbasierten cachespeicherkohärenz-protokollen
US5906001A (en) Method and apparatus for performing TLB shutdown operations in a multiprocessor system without invoking interrup handler routines
DE112013001361B4 (de) System auf einem Chip, Verfahren, maschinenlesbares Medium und System für die Bereitstellung einer Snoop-Filterung zugeordnet mit einem Datenpuffer
CN108027804B (zh) 片上原子事务引擎
US5905876A (en) Queue ordering for memory and I/O transactions in a multiple concurrent transaction computer system
EP4124963B1 (de) System, vorrichtung und verfahren zur behandlung konsistenter speichertransaktionen nach einem cxl-protokoll
DE69906585D1 (de) Datenverarbeitungssystem mit nichtuniformen speicherzugriffen (numa) mit spekulativer weiterleitung einer leseanforderung an einen entfernten verarbeitungsknoten
US6986005B2 (en) Low latency lock for multiprocessor computer system
KR960015275A (ko) 입/출력 채널 제어기, 멀티프로세싱 시스템 및 데이타 프로세싱 방법
US7555597B2 (en) Direct cache access in multiple core processors
GB2357870A (en) Method and apparatus for operating an adaptive, multiplexed address and data bus within a computer system
US6163835A (en) Method and apparatus for transferring data over a processor interface bus
US8443148B2 (en) System-wide quiescence and per-thread transaction fence in a distributed caching agent
US20020087765A1 (en) Method and system for completing purge requests or the like in a multi-node multiprocessor system
US20080005484A1 (en) Cache coherency controller management
US5535363A (en) Method and apparatus for skipping a snoop phase in sequential accesses by a processor in a shared multiprocessor memory system
AU2002245518A1 (en) Managing coherence via put/get windows
JP2005056401A (ja) キャッシュ可能なｄｍａ
EP0981092A3 (de) Datenverarbeitungssystem mit nichtuniformen Speicherzugriffen (NUMA) welches die Latenzzeit verkürzt durch Versenden von ReRun-Anfragen
EP0924623A3 (de) Rechnersystem mit Arbitrierungsvorrichtung, die mehrere Bus-Master befähigt, auf einen Grafikbus zuzugreifen
KR950009444A (ko) 캐시 일관성 유지 방법 및 캐시 일관성 유지 데이타 처리 시스템
US7376795B2 (en) Memory coherence protocol enhancement using cache line access frequencies
US7395380B2 (en) Selective snooping by snoop masters to locate updated data
US5918025A (en) Method and apparatus for converting a five wire arbitration/buffer management protocol into a two wire protocol
US12517829B1 (en) Processing writes to multiple targets in a directory-based cache coherent electronic system

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties