ATE456860T1 - Herstellungsverfahren einer dreidimensionalen vorrichtung - Google Patents

Herstellungsverfahren einer dreidimensionalen vorrichtung

Info

Publication number
ATE456860T1
ATE456860T1 AT02808338T AT02808338T ATE456860T1 AT E456860 T1 ATE456860 T1 AT E456860T1 AT 02808338 T AT02808338 T AT 02808338T AT 02808338 T AT02808338 T AT 02808338T AT E456860 T1 ATE456860 T1 AT E456860T1
Authority
AT
Austria
Prior art keywords
wafers
vias
studs
openings
back surface
Prior art date
Application number
AT02808338T
Other languages
English (en)
Inventor
H Pogge
Roy Yu
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of ATE456860T1 publication Critical patent/ATE456860T1/de

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/01—Manufacture or treatment
    • H10W74/012—Manufacture or treatment of encapsulations on active surfaces of flip-chip devices, e.g. forming underfills
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
    • H10W20/023—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
    • H10W20/023—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
    • H10W20/0245—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias comprising use of blind vias during the manufacture
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/20—Interconnections within wafers or substrates, e.g. through-silicon vias [TSV]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/20—Interconnections within wafers or substrates, e.g. through-silicon vias [TSV]
    • H10W20/211—Through-semiconductor vias, e.g. TSVs
    • H10W20/213—Cross-sectional shapes or dispositions
    • H10W20/2134—TSVs extending from the semiconductor wafer into back-end-of-line layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/15—Encapsulations, e.g. protective coatings characterised by their shape or disposition on active surfaces of flip-chip devices, e.g. underfills
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W46/00—Marks applied to devices, e.g. for alignment or identification
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/019—Manufacture or treatment of bond pads
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H10W72/252—Materials comprising solid metals or solid metalloids, e.g. PbSn, Ag or Cu
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/29—Bond pads specially adapted therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H10W72/853—On the same surface
    • H10W72/856—Bump connectors and die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/941—Dispositions of bond pads
    • H10W72/9415—Dispositions of bond pads relative to the surface, e.g. recessed, protruding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/941—Dispositions of bond pads
    • H10W72/942—Dispositions of bond pads relative to underlying supporting features, e.g. bond pads, RDLs or vias
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/20—Configurations of stacked chips
    • H10W90/288—Configurations of stacked chips characterised by arrangements for thermal management of the stacked chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/20—Configurations of stacked chips
    • H10W90/291—Configurations of stacked chips characterised by containers, encapsulations, or other housings for the stacked chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/20—Configurations of stacked chips
    • H10W90/297—Configurations of stacked chips characterised by the through-semiconductor vias [TSVs] in the stacked chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/722—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between stacked chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Led Device Packages (AREA)
  • Wire Bonding (AREA)
  • Dicing (AREA)
AT02808338T 2002-12-20 2002-12-20 Herstellungsverfahren einer dreidimensionalen vorrichtung ATE456860T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2002/041181 WO2004059720A1 (en) 2002-12-20 2002-12-20 Three-dimensional device fabrication method

Publications (1)

Publication Number Publication Date
ATE456860T1 true ATE456860T1 (de) 2010-02-15

Family

ID=32679941

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02808338T ATE456860T1 (de) 2002-12-20 2002-12-20 Herstellungsverfahren einer dreidimensionalen vorrichtung

Country Status (9)

Country Link
EP (1) EP1573799B1 (de)
JP (1) JP4575782B2 (de)
CN (1) CN100383936C (de)
AT (1) ATE456860T1 (de)
AU (1) AU2002368524A1 (de)
DE (1) DE60235267D1 (de)
IL (1) IL169264A0 (de)
TW (1) TWI242249B (de)
WO (1) WO2004059720A1 (de)

Families Citing this family (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060249753A1 (en) * 2005-05-09 2006-11-09 Matrix Semiconductor, Inc. High-density nonvolatile memory array fabricated at low temperature comprising semiconductor diodes
WO2006018787A2 (en) * 2004-08-20 2006-02-23 Philips Intellectual Property & Standards Gmbh Method of detaching a thin semiconductor circuit from its base
US7262495B2 (en) * 2004-10-07 2007-08-28 Hewlett-Packard Development Company, L.P. 3D interconnect with protruding contacts
US7485968B2 (en) * 2005-08-11 2009-02-03 Ziptronix, Inc. 3D IC method and device
DE112005003671B4 (de) * 2005-08-31 2010-11-25 Intel Corporation, Santa Clara Baugruppe mit einem Mikroprozessor und einem Cache der Ebene L4 und Verfahren zur Herstellung der Baugruppe und System aufweisend die Baugruppe
US7723759B2 (en) 2005-10-24 2010-05-25 Intel Corporation Stacked wafer or die packaging with enhanced thermal and device performance
FR2894070B1 (fr) 2005-11-30 2008-04-11 3D Plus Sa Sa Module electronique 3d
JP4797677B2 (ja) * 2006-02-14 2011-10-19 旭硝子株式会社 マルチチップ素子とその製造方法
US7344959B1 (en) * 2006-07-25 2008-03-18 International Business Machines Corporation Metal filled through via structure for providing vertical wafer-to-wafer interconnection
US8032711B2 (en) 2006-12-22 2011-10-04 Intel Corporation Prefetching from dynamic random access memory to a static random access memory
GB2449853B (en) 2007-06-04 2012-02-08 Detection Technology Oy Photodetector for imaging system
JP5570689B2 (ja) * 2007-07-23 2014-08-13 ピーエスフォー ルクスコ エスエイアールエル 積層メモリ
EP2075828A1 (de) 2007-12-27 2009-07-01 Interuniversitair Microelektronica Centrum (IMEC) Halbleitervorrichtung und Verfahren zur Ausrichtung und Bindung zweier Elemente zur Herstellung einer Halbleitervorrichtung
US8486823B2 (en) * 2008-03-07 2013-07-16 Taiwan Semiconductor Manufacturing Co., Ltd. Methods of forming through via
US9136259B2 (en) * 2008-04-11 2015-09-15 Micron Technology, Inc. Method of creating alignment/centering guides for small diameter, high density through-wafer via die stacking
US7821107B2 (en) * 2008-04-22 2010-10-26 Micron Technology, Inc. Die stacking with an annular via having a recessed socket
US8853830B2 (en) * 2008-05-14 2014-10-07 Taiwan Semiconductor Manufacturing Company, Ltd. System, structure, and method of manufacturing a semiconductor substrate stack
WO2009146588A1 (en) * 2008-06-05 2009-12-10 Hong Kong Applied Science And Technology Research Institute Co., Ltd.. Bonding method for through-silicon-via based 3d wafer stacking
JP4947316B2 (ja) 2008-08-15 2012-06-06 信越化学工業株式会社 基板の接合方法並びに３次元半導体装置
JP4911143B2 (ja) 2008-08-15 2012-04-04 信越化学工業株式会社 高温耐性接着剤組成物、基板の接着方法、及び３次元半導体装置
US8129256B2 (en) 2008-08-19 2012-03-06 International Business Machines Corporation 3D integrated circuit device fabrication with precisely controllable substrate removal
DE102009004725A1 (de) * 2009-01-15 2010-07-29 Austriamicrosystems Ag Halbleiterschaltung mit Durchkontaktierung und Verfahren zur Herstellung vertikal integrierter Schaltungen
TWI402941B (zh) * 2009-12-03 2013-07-21 日月光半導體製造股份有限公司 半導體結構及其製造方法
CN102683265A (zh) * 2011-03-15 2012-09-19 中国科学院微电子研究所 一种将碳纳米管束填充到硅转接板的硅穿孔中的方法
US8829684B2 (en) 2011-05-19 2014-09-09 Microsemi Semiconductor Limited Integrated circuit package
GB201108425D0 (en) 2011-05-19 2011-07-06 Zarlink Semiconductor Inc Integrated circuit package
KR20250071285A (ko) 2011-05-24 2025-05-21 소니그룹주식회사 반도체 장치
JP2013042052A (ja) * 2011-08-19 2013-02-28 Nec Corp 半導体装置の製造方法
JP2013098514A (ja) * 2011-11-07 2013-05-20 Seiko Epson Corp 半導体装置の製造方法及び半導体装置、電子機器
JP2013201240A (ja) * 2012-03-23 2013-10-03 Toshiba Corp 半導体装置の製造方法および半導体基板支持用ガラス基板
TWI540710B (zh) 2012-06-22 2016-07-01 新力股份有限公司 A semiconductor device, a method for manufacturing a semiconductor device, and an electronic device
TWI487041B (zh) * 2012-08-08 2015-06-01 旭德科技股份有限公司 封裝載板及其製作方法
CN103107128B (zh) * 2013-01-14 2014-12-17 武汉新芯集成电路制造有限公司 一种三维芯片结构的金属键合的方法
JP2014170793A (ja) * 2013-03-01 2014-09-18 Fujitsu Semiconductor Ltd 半導体装置、半導体装置の製造方法及び電子装置
JP5939184B2 (ja) 2013-03-22 2016-06-22 ソニー株式会社 半導体装置の製造方法
US9136233B2 (en) 2013-06-06 2015-09-15 STMicroelctronis (Crolles 2) SAS Process for fabricating a three-dimensional integrated structure with improved heat dissipation, and corresponding three-dimensional integrated structure
CN104008998B (zh) * 2014-06-10 2016-08-03 山东华芯半导体有限公司 多芯片层叠封装方法
US20170077389A1 (en) * 2014-06-16 2017-03-16 Intel Corporation Embedded memory in interconnect stack on silicon die
US9633917B2 (en) * 2015-08-20 2017-04-25 Taiwan Semiconductor Manufacturing Co., Ltd. Three dimensional integrated circuit structure and method of manufacturing the same
CN107994043A (zh) * 2017-12-11 2018-05-04 德淮半导体有限公司 晶圆、堆叠式半导体装置及其制造方法
CN109727848B (zh) * 2018-12-29 2020-09-01 长江存储科技有限责任公司 一种三维存储器的制造方法
EP3850663A4 (de) 2019-01-30 2023-07-12 Yangtze Memory Technologies Co., Ltd. Hybridbonding unter verwendung von dummy-bondingkontakten und dummy-verbindungen
JP7214871B2 (ja) 2019-01-30 2023-01-30 長江存儲科技有限責任公司 半導体デバイス、接合構造および半導体デバイスを形成するための方法
US11545435B2 (en) * 2019-06-10 2023-01-03 Qualcomm Incorporated Double sided embedded trace substrate
US12424543B2 (en) 2019-11-26 2025-09-23 Intel Corporation Selective interconnects in back-end-of-line metallization stacks of integrated circuitry
CN111106022A (zh) * 2019-12-30 2020-05-05 武汉新芯集成电路制造有限公司 一种键合结构及其制造方法
US11581281B2 (en) * 2020-06-26 2023-02-14 Taiwan Semiconductor Manufacturing Co., Ltd. Packaged semiconductor device and method of forming thereof
CN113990833A (zh) * 2021-09-15 2022-01-28 日月光半导体制造股份有限公司 导线结构及其形成方法
CN116469857A (zh) 2022-01-12 2023-07-21 长鑫存储技术有限公司 一种半导体结构及其制作方法
US12040296B2 (en) 2022-01-12 2024-07-16 Changxin Memory Technologies, Inc. Semiconductor structure and method for manufacturing semiconductor structure
US12394739B2 (en) 2022-01-12 2025-08-19 Changxin Memory Technologies, Inc. Semiconductor package and method of manufacturing semiconductor package

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1514818A1 (de) * 1951-01-28 1969-05-08 Telefunken Patent Festkoerperschaltung,bestehend aus einem Halbleiterkoerper mit eingebrachten aktiven Bauelementen und einer Isolierschicht mit aufgebrachten passiven Bauelementen und Leitungsbahnen
JPS60140850A (ja) * 1983-12-28 1985-07-25 Hitachi Ltd 積層集積型半導体回路装置の製法
JPS60160645A (ja) * 1984-02-01 1985-08-22 Hitachi Ltd 積層半導体集積回路装置
JPS62117316A (ja) * 1985-11-16 1987-05-28 Sharp Corp 半導体装置
KR900008647B1 (ko) * 1986-03-20 1990-11-26 후지쓰 가부시끼가이샤 3차원 집적회로와 그의 제조방법
JPS63142663A (ja) * 1986-12-04 1988-06-15 Sharp Corp 半導体装置とその製造方法
US4982266A (en) * 1987-12-23 1991-01-01 Texas Instruments Incorporated Integrated circuit with metal interconnecting layers above and below active circuitry
US4889832A (en) * 1987-12-23 1989-12-26 Texas Instruments Incorporated Method of fabricating an integrated circuit with metal interconnecting layers above and below active circuitry
US5091331A (en) * 1990-04-16 1992-02-25 Harris Corporation Ultra-thin circuit fabrication by controlled wafer debonding
US5376561A (en) * 1990-12-31 1994-12-27 Kopin Corporation High density electronic circuit modules
US5229647A (en) * 1991-03-27 1993-07-20 Micron Technology, Inc. High density data storage using stacked wafers
JPH0555534A (ja) * 1991-08-22 1993-03-05 Seiko Instr Inc 積層型半導体装置の製造方法
US5268326A (en) * 1992-09-28 1993-12-07 Motorola, Inc. Method of making dielectric and conductive isolated island
US5426072A (en) * 1993-01-21 1995-06-20 Hughes Aircraft Company Process of manufacturing a three dimensional integrated circuit from stacked SOI wafers using a temporary silicon substrate
JPH09503622A (ja) * 1993-09-30 1997-04-08 コピン・コーポレーシヨン 転写薄膜回路を使用した３次元プロセッサー
US5424245A (en) * 1994-01-04 1995-06-13 Motorola, Inc. Method of forming vias through two-sided substrate
US5627106A (en) * 1994-05-06 1997-05-06 United Microelectronics Corporation Trench method for three dimensional chip connecting during IC fabrication
US5814889A (en) * 1995-06-05 1998-09-29 Harris Corporation Intergrated circuit with coaxial isolation and method
US5807783A (en) * 1996-10-07 1998-09-15 Harris Corporation Surface mount die by handle replacement
US5786238A (en) * 1997-02-13 1998-07-28 Generyal Dynamics Information Systems, Inc. Laminated multilayer substrates
JP2897827B2 (ja) * 1997-04-08 1999-05-31 日本電気株式会社 半導体装置の多層配線構造
JP4032454B2 (ja) * 1997-06-27 2008-01-16 ソニー株式会社 三次元回路素子の製造方法
JP4063944B2 (ja) * 1998-03-13 2008-03-19 独立行政法人科学技術振興機構 ３次元半導体集積回路装置の製造方法
US6093969A (en) * 1999-05-15 2000-07-25 Lin; Paul T. Face-to-face (FTF) stacked assembly of substrate-on-bare-chip (SOBC) modules
JP4123682B2 (ja) * 2000-05-16 2008-07-23 セイコーエプソン株式会社 半導体装置及びその製造方法
JP2001326325A (ja) * 2000-05-16 2001-11-22 Seiko Epson Corp 半導体装置及びその製造方法
JP3951091B2 (ja) * 2000-08-04 2007-08-01 セイコーエプソン株式会社 半導体装置の製造方法
US6444560B1 (en) * 2000-09-26 2002-09-03 International Business Machines Corporation Process for making fine pitch connections between devices and structure made by the process
JP4560958B2 (ja) * 2000-12-21 2010-10-13 日本テキサス・インスツルメンツ株式会社 マイクロ・エレクトロ・メカニカル・システム
US6489217B1 (en) * 2001-07-03 2002-12-03 Maxim Integrated Products, Inc. Method of forming an integrated circuit on a low loss substrate

Also Published As

Publication number Publication date
AU2002368524A1 (en) 2004-07-22
DE60235267D1 (de) 2010-03-18
EP1573799A4 (de) 2009-02-25
JP2006522461A (ja) 2006-09-28
TWI242249B (en) 2005-10-21
EP1573799B1 (de) 2010-01-27
WO2004059720A1 (en) 2004-07-15
IL169264A0 (en) 2007-07-04
CN1708840A (zh) 2005-12-14
JP4575782B2 (ja) 2010-11-04
CN100383936C (zh) 2008-04-23
EP1573799A1 (de) 2005-09-14
TW200520108A (en) 2005-06-16

Similar Documents

Publication Publication Date Title
ATE456860T1 (de) Herstellungsverfahren einer dreidimensionalen vorrichtung
US10658342B2 (en) Vertically stacked multichip modules
US8237271B2 (en) Direct edge connection for multi-chip integrated circuits
US8159828B2 (en) Low profile flip chip power module and method of making
CN103367321B (zh) 芯片装置及形成芯片装置的方法
CN101236910B (zh) 将半导体部件导电连接至衬底的方法和半导体结构
JP2017073560A5 (de)
CN108701677A (zh) 基于多层式电路板的功率模块
US12094807B2 (en) Stacked transistor chip package with source coupling
TWI426569B (zh) 包含具有釋放主動區的晶粒之積體電路封裝件系統
CN104599984A (zh) 含有半导体芯片的装置及生产这种装置的方法
JP6420762B2 (ja) Ｌｅｄ回路
TW201611207A (zh) 用於積體電路封裝的外露式可焊接散熱器
CN104051363A (zh) 芯片封装和用于制造该芯片封装的方法
TWI294674B (en) High thermal conducting circuit substrate and manufacturing process thereof
JP2014507809A (ja) Ｐｃｂ基板に埋め込まれたチップモジュール
CN104900618B (zh) 用于在半导体封装之间建立垂直连接的插入器
TW201036212A (en) Semiconductor chip set
TW200746358A (en) Semiconductor interconnect having adjacent reservoir for bonding and method for formation
CN210092119U (zh) 改进型带金属围坝的陶瓷封装基板
TWI303538B (en) Method of fabricating printed circuit board for mounting light emitting diode chip and light emitting diode package having the circuit board
TWI872547B (zh) 內埋式線路封裝元件及其製法
KR101535489B1 (ko) 적층 결합형 하이브리드 인쇄회로기판의 결합방법
TH66104A (th) วิธีการประกอบขึ้นรูปอุปกรณ์สามมิติ
CN207052594U (zh) 封装组合结构件

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties