ATE475137T1 - Asynchrone just-in-time-compilierung - Google Patents

Asynchrone just-in-time-compilierung

Info

Publication number
ATE475137T1
ATE475137T1 AT06826257T AT06826257T ATE475137T1 AT E475137 T1 ATE475137 T1 AT E475137T1 AT 06826257 T AT06826257 T AT 06826257T AT 06826257 T AT06826257 T AT 06826257T AT E475137 T1 ATE475137 T1 AT E475137T1
Authority
AT
Austria
Prior art keywords
asynchronous
code
thread
invoked
synchronous
Prior art date
Application number
AT06826257T
Other languages
English (en)
Inventor
Victor Tan
Original Assignee
Microsoft Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Microsoft Corp filed Critical Microsoft Corp
Application granted granted Critical
Publication of ATE475137T1 publication Critical patent/ATE475137T1/de

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00Arrangements for software engineering
    • G06F8/40Transformation of program code
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/455Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45504Abstract machines for programme code execution, e.g. Java virtual machine [JVM], interpreters, emulators
    • G06F9/45516Runtime code conversion or optimisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Devices For Executing Special Programs (AREA)
  • Stored Programmes (AREA)
  • Plural Heterocyclic Compounds (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
  • Information Transfer Between Computers (AREA)
AT06826257T 2005-11-14 2006-10-18 Asynchrone just-in-time-compilierung ATE475137T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/274,693 US20070169012A1 (en) 2005-11-14 2005-11-14 Asynchronous just-in-time compilation
PCT/US2006/040838 WO2007055883A1 (en) 2005-11-14 2006-10-18 Asynchronous just-in-time compilation

Publications (1)

Publication Number Publication Date
ATE475137T1 true ATE475137T1 (de) 2010-08-15

Family

ID=38023573

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06826257T ATE475137T1 (de) 2005-11-14 2006-10-18 Asynchrone just-in-time-compilierung

Country Status (8)

Country Link
US (1) US20070169012A1 (de)
EP (1) EP1949228B1 (de)
JP (1) JP2009516296A (de)
KR (1) KR20080067642A (de)
CN (1) CN101310256B (de)
AT (1) ATE475137T1 (de)
DE (1) DE602006015678D1 (de)
WO (1) WO2007055883A1 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8245202B2 (en) * 2007-04-18 2012-08-14 Sony Computer Entertainment Inc. Processor emulation using speculative forward translation
US8473935B2 (en) * 2008-04-21 2013-06-25 Microsoft Corporation Just-ahead-of-time compilation
EP2434396A1 (de) * 2010-09-24 2012-03-28 Group Business Software AG Automatischer Synchron-zu-Asynchron-Softwareanwendungsumwandler
US8572585B2 (en) * 2011-06-16 2013-10-29 Microsoft Corporation Using compiler-generated tasks to represent programming elements
CN109766688B (zh) * 2018-12-06 2021-05-18 深圳供电局有限公司 一种基于Merkle树的Linux程序运行时验证与管控方法和系统
CN111506368B (zh) * 2020-04-21 2023-09-22 北京同邦卓益科技有限公司 对异步调用转同步调用的方法、装置、设备及存储介质
CN113886476A (zh) * 2021-09-28 2022-01-04 浪潮通用软件有限公司 一种支持并行处理的数据转换设计方法、设备及介质

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5465258A (en) * 1989-11-13 1995-11-07 Integrity Systems, Inc. Binary image performance evaluation tool
US6760907B2 (en) * 1998-06-30 2004-07-06 Sun Microsystems, Inc. Code generation for a bytecode compiler
US6463582B1 (en) * 1998-10-21 2002-10-08 Fujitsu Limited Dynamic optimizing object code translator for architecture emulation and dynamic optimizing object code translation method
US6233725B1 (en) * 1998-12-03 2001-05-15 International Business Machines Corporation Method and apparatus to coordinate and control the simultaneous use of multiple just in time compilers with a java virtual machine
JP2000215181A (ja) * 1999-01-21 2000-08-04 Fujitsu Ltd ネットワ―クコンピュ―タシステム及び代理コンパイルサ―バ装置
US20010042241A1 (en) * 2000-01-21 2001-11-15 Fujitsu Limited Apparatus and method for executing program using just-in time-compiler system
KR100506522B1 (ko) * 2003-02-24 2005-08-03 삼성전자주식회사 자바 프로그램에서 바이트 코드의 컴파일 시간 단축시스템 및 방법
JP4713820B2 (ja) * 2003-05-28 2011-06-29 パナソニック株式会社 プログラム実行制御装置、プログラム実行制御方法
CN1235139C (zh) * 2003-09-05 2006-01-04 浙江大学 基于j2ee的构件并行编译方法
JP2005284729A (ja) * 2004-03-30 2005-10-13 Fujitsu Ltd バイトコードをネイティブコードにコンパイルする仮想マシン
US7734895B1 (en) * 2005-04-28 2010-06-08 Massachusetts Institute Of Technology Configuring sets of processor cores for processing instructions

Also Published As

Publication number Publication date
CN101310256A (zh) 2008-11-19
EP1949228A4 (de) 2009-03-25
KR20080067642A (ko) 2008-07-21
EP1949228A1 (de) 2008-07-30
JP2009516296A (ja) 2009-04-16
EP1949228B1 (de) 2010-07-21
WO2007055883A1 (en) 2007-05-18
US20070169012A1 (en) 2007-07-19
DE602006015678D1 (en) 2010-09-02
CN101310256B (zh) 2012-06-13

Similar Documents

Publication Publication Date Title
WO2004068339A3 (en) Multithreaded processor with recoupled data and instruction prefetch
Gorgovan et al. MAMBO: A low-overhead dynamic binary modification tool for ARM
Lo et al. Software-directed register deallocation for simultaneous multithreaded processors
ATE467174T1 (de) Effiziente speicherhierarchieverwaltung
WO2004027605A3 (en) Post-pass binary adaptation for software-based speculative precomputation
FR2930160B1 (fr) Ensemble de protection d'aiguille.
BRPI0600196A (pt) ativação de dados de usuário final
TW200708971A (en) Method and system for deferred command issuing in a computer system
WO2009006023A3 (en) Memory transaction grouping
GB2460602A (en) Data processing device with low-power cache access mode
ATE475137T1 (de) Asynchrone just-in-time-compilierung
DE602007010468D1 (de) Mehrstufiger gleitkomma-akkumulator
BRPI0707145A8 (pt) Aplicação de efeitos em uma trajetória de texto intercalada
GB2474799A (en) Computer with integrated light
Cai et al. Thread shuffling: Combining DVFS and thread migration to reduce energy consumptions for multi-core systems
Kumar et al. Dynamic selective devectorization for efficient power gating of SIMD units in a HW/SW co-designed environment
Isen et al. A tale of two processors: Revisiting the RISC-CISC debate
Wu et al. A HW/SW co-designed heterogeneous multi-core virtual machine for energy-efficient general purpose computing
WO2006075286A3 (en) A processor and its instruction issue method
Yan et al. Exploiting virtual registers to reduce pressure on real registers
WO2008130769A3 (en) Runtime translation from late-bound to early-bound expression
Li et al. Dynamic binary translation and optimization.
Seng et al. Architecture-Level Power Optimization-What Are the Limits
Wan et al. MOSI: a SMT Microarchitecture Based On VLIW Processors
SG159434A1 (en) Method and apparatus for utilizing cache miss latency using priority based execution

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties