ATE475182T1 - Schaltung zum zugreifen auf ein chalcogenid- speicherarray - Google Patents
Schaltung zum zugreifen auf ein chalcogenid- speicherarrayInfo
- Publication number
- ATE475182T1 ATE475182T1 AT05731546T AT05731546T ATE475182T1 AT E475182 T1 ATE475182 T1 AT E475182T1 AT 05731546 T AT05731546 T AT 05731546T AT 05731546 T AT05731546 T AT 05731546T AT E475182 T1 ATE475182 T1 AT E475182T1
- Authority
- AT
- Austria
- Prior art keywords
- circuit
- chalcogenide
- write
- memory array
- read
- Prior art date
Links
- 150000004770 chalcogenides Chemical class 0.000 title abstract 7
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0033—Disturbance prevention or evaluation; Refreshing of disturbed memory data
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/004—Reading or sensing circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
Landscapes
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/811,454 US6944041B1 (en) | 2004-03-26 | 2004-03-26 | Circuit for accessing a chalcogenide memory array |
| PCT/US2005/010189 WO2005098864A2 (en) | 2004-03-26 | 2005-03-25 | Circuit for accessing a chalcogenide memory array |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE475182T1 true ATE475182T1 (de) | 2010-08-15 |
Family
ID=34912653
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT05731546T ATE475182T1 (de) | 2004-03-26 | 2005-03-25 | Schaltung zum zugreifen auf ein chalcogenid- speicherarray |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US6944041B1 (de) |
| EP (1) | EP1733398B1 (de) |
| AT (1) | ATE475182T1 (de) |
| DE (1) | DE602005022423D1 (de) |
| WO (1) | WO2005098864A2 (de) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7570524B2 (en) * | 2005-03-30 | 2009-08-04 | Ovonyx, Inc. | Circuitry for reading phase change memory cells having a clamping circuit |
| US20080101110A1 (en) * | 2006-10-25 | 2008-05-01 | Thomas Happ | Combined read/write circuit for memory |
| WO2009070633A1 (en) * | 2007-11-30 | 2009-06-04 | Bae Systems Information And Electronic Systems Integration Inc. | Read reference circuit for a sense amplifier within a chalcogenide memory device |
| JP5500468B2 (ja) | 2009-12-31 | 2014-05-21 | マイクロン テクノロジー, インク. | 相変化メモリアレイのための方法 |
| US9406881B1 (en) | 2015-04-24 | 2016-08-02 | Micron Technology, Inc. | Memory cells having a heater electrode formed between a first storage material and a second storage material and methods of forming the same |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5789758A (en) * | 1995-06-07 | 1998-08-04 | Micron Technology, Inc. | Chalcogenide memory cell with a plurality of chalcogenide electrodes |
| US5883827A (en) | 1996-08-26 | 1999-03-16 | Micron Technology, Inc. | Method and apparatus for reading/writing data in a memory system including programmable resistors |
| JP3497770B2 (ja) * | 1999-05-20 | 2004-02-16 | 株式会社 沖マイクロデザイン | 半導体記憶装置 |
| US6266273B1 (en) | 2000-08-21 | 2001-07-24 | Sandisk Corporation | Method and structure for reliable data copy operation for non-volatile memories |
| US6570784B2 (en) * | 2001-06-29 | 2003-05-27 | Ovonyx, Inc. | Programming a phase-change material memory |
| US6487113B1 (en) * | 2001-06-29 | 2002-11-26 | Ovonyx, Inc. | Programming a phase-change memory with slow quench time |
| WO2004017328A1 (en) * | 2002-08-14 | 2004-02-26 | Intel Corporation | Method for reading a structural phase-change memory |
| US6795338B2 (en) * | 2002-12-13 | 2004-09-21 | Intel Corporation | Memory having access devices using phase change material such as chalcogenide |
| US6813178B2 (en) * | 2003-03-12 | 2004-11-02 | Micron Technology, Inc. | Chalcogenide glass constant current device, and its method of fabrication and operation |
-
2004
- 2004-03-26 US US10/811,454 patent/US6944041B1/en not_active Expired - Lifetime
-
2005
- 2005-03-25 WO PCT/US2005/010189 patent/WO2005098864A2/en not_active Ceased
- 2005-03-25 DE DE602005022423T patent/DE602005022423D1/de not_active Expired - Lifetime
- 2005-03-25 EP EP05731546A patent/EP1733398B1/de not_active Expired - Lifetime
- 2005-03-25 AT AT05731546T patent/ATE475182T1/de not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| EP1733398A2 (de) | 2006-12-20 |
| WO2005098864A2 (en) | 2005-10-20 |
| EP1733398A4 (de) | 2007-06-20 |
| US20050213367A1 (en) | 2005-09-29 |
| WO2005098864A3 (en) | 2006-06-08 |
| US6944041B1 (en) | 2005-09-13 |
| EP1733398B1 (de) | 2010-07-21 |
| DE602005022423D1 (de) | 2010-09-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3470722B2 (ja) | アレイ・エッジ部での基準検知を具備するdram | |
| TW200741738A (en) | Sequential access for non-volatile memory arrays | |
| JP2009543267A5 (de) | ||
| JP2006155700A5 (de) | ||
| EP2988305B1 (de) | Integrierte Schaltung zur Speicherung von Daten | |
| CN107025939B (zh) | 双位3t高密度mtprom阵列及其操作方法 | |
| WO2007008699A3 (en) | Apparatus and method for reading an array of nonvolatile memory cells including switchable resistor memory elements | |
| KR102065531B1 (ko) | 메모리 디바이스 및 이 메모리 디바이스 내에서 액세스 동작을 행하는 방법 | |
| JP2005182978A5 (de) | ||
| ATE511144T1 (de) | Mikro-tile-speicherschnittstelle | |
| US7295459B2 (en) | Static random access memory (SRAM) cell | |
| US9530476B2 (en) | Memory device with shared read/write circuitry | |
| US9361976B2 (en) | Sense amplifier including a single-transistor amplifier and level shifter and methods therefor | |
| DE3778978D1 (de) | Nichtfluechtiger halbleiterspeicher. | |
| KR20050018639A (ko) | 구조적인 위상 변화 메모리 셀의 동작 방법, 집적 회로 및장치 | |
| US20160139828A1 (en) | Independent set/reset programming scheme | |
| JP2006508481A5 (de) | ||
| JP2005116145A5 (de) | ||
| TW200710866A (en) | Semiconductor storage device | |
| ATE475182T1 (de) | Schaltung zum zugreifen auf ein chalcogenid- speicherarray | |
| US6760268B2 (en) | Method and apparatus for establishing a reference voltage in a memory | |
| TWI718180B (zh) | 工作於多重低電壓且不降低效能的靜態隨機存取記憶體 | |
| JPH04341995A (ja) | ダイナミック型メモリセルおよびダイナミック型メモリ | |
| Zhang et al. | A write-verification method for non-volatile memory | |
| US12586628B2 (en) | Adjusting pulse width based on address signal in memory devices |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |