ATE483251T1 - Integrierter schaltkreis mit baublöcken - Google Patents

Integrierter schaltkreis mit baublöcken

Info

Publication number
ATE483251T1
ATE483251T1 AT03735912T AT03735912T ATE483251T1 AT E483251 T1 ATE483251 T1 AT E483251T1 AT 03735912 T AT03735912 T AT 03735912T AT 03735912 T AT03735912 T AT 03735912T AT E483251 T1 ATE483251 T1 AT E483251T1
Authority
AT
Austria
Prior art keywords
routing
integrated circuit
building blocks
grid
edges
Prior art date
Application number
AT03735912T
Other languages
English (en)
Inventor
Katarzyna Leijten-Nowak
Atul Katoch
Original Assignee
Nxp Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv filed Critical Nxp Bv
Application granted granted Critical
Publication of ATE483251T1 publication Critical patent/ATE483251T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/90—Masterslice integrated circuits
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/10—Integrated device layouts

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Geometry (AREA)
  • Evolutionary Computation (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Electronic Switches (AREA)
  • Transmitters (AREA)
AT03735912T 2002-06-28 2003-06-17 Integrierter schaltkreis mit baublöcken ATE483251T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP02077571 2002-06-28
PCT/IB2003/002743 WO2004004008A1 (en) 2002-06-28 2003-06-17 Integrated circuit having building blocks

Publications (1)

Publication Number Publication Date
ATE483251T1 true ATE483251T1 (de) 2010-10-15

Family

ID=29797242

Family Applications (1)

Application Number Title Priority Date Filing Date
AT03735912T ATE483251T1 (de) 2002-06-28 2003-06-17 Integrierter schaltkreis mit baublöcken

Country Status (9)

Country Link
US (1) US7355443B2 (de)
EP (1) EP1520298B1 (de)
JP (1) JP4283220B2 (de)
CN (1) CN100559377C (de)
AT (1) ATE483251T1 (de)
AU (1) AU2003237005A1 (de)
DE (1) DE60334380D1 (de)
TW (1) TWI300980B (de)
WO (1) WO2004004008A1 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009001368A2 (en) * 2007-06-28 2008-12-31 Indian Institute Of Science A method and system-on-chip fabric
US8131909B1 (en) 2007-09-19 2012-03-06 Agate Logic, Inc. System and method of signal processing engines with programmable logic fabric
US7970979B1 (en) * 2007-09-19 2011-06-28 Agate Logic, Inc. System and method of configurable bus-based dedicated connection circuits
US8024690B2 (en) * 2008-05-19 2011-09-20 Arm Limited Method, system and computer program product for determining routing of data paths in interconnect circuitry providing a narrow interface for connection to a first device and a wide interface for connection to a distributed plurality of further devices
TWI406146B (zh) * 2009-02-20 2013-08-21 Accton Technology Corp 電路模組化設計方法
FR2954023B1 (fr) * 2009-12-14 2012-02-10 Lyon Ecole Centrale Matrice interconnectee de cellules logiques reconfigurables avec une topologie d'interconnexion croisee
KR101646431B1 (ko) * 2012-03-30 2016-08-05 인텔 코포레이션 프로그램가능 장치 어레이들을 위한 스핀 전달 토크 기반 메모리 요소들

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5327023A (en) * 1991-03-28 1994-07-05 Kawasaki Steel Corporation Programmable logic device
US5396126A (en) * 1993-02-19 1995-03-07 At&T Corp. FPGA with distributed switch matrix
GB2280293B (en) 1993-07-19 1997-12-10 Hewlett Packard Co Architecture for programmable logic
US5692147A (en) * 1995-06-07 1997-11-25 International Business Machines Corporation Memory mapping method and apparatus to fold sparsely populated structures into densely populated memory columns or rows by selectively transposing X and Y address portions, and programmable gate array applications thereof
JP3063828B2 (ja) * 1997-03-27 2000-07-12 日本電気株式会社 集積回路の自動概略配線方法
AU7812798A (en) 1997-06-04 1998-12-21 Dynaco Corporation Fpga with conductors segmented by active repeaters
US6191611B1 (en) * 1997-10-16 2001-02-20 Altera Corporation Driver circuitry for programmable logic devices with hierarchical interconnection resources

Also Published As

Publication number Publication date
JP2005531964A (ja) 2005-10-20
TWI300980B (en) 2008-09-11
US20050257947A1 (en) 2005-11-24
EP1520298B1 (de) 2010-09-29
DE60334380D1 (de) 2010-11-11
US7355443B2 (en) 2008-04-08
CN100559377C (zh) 2009-11-11
EP1520298A1 (de) 2005-04-06
TW200400609A (en) 2004-01-01
AU2003237005A1 (en) 2004-01-19
WO2004004008A1 (en) 2004-01-08
JP4283220B2 (ja) 2009-06-24
CN1666341A (zh) 2005-09-07

Similar Documents

Publication Publication Date Title
DE60128430D1 (de) Nichtwässrige elektrolytische Sekundärzellen
DE60119899D1 (de) Stromerzeugeung unter verwendung von wiedereinstellbaren entladungsbatterien
ATE486378T1 (de) Photovoltaische zelle mit einer maschenelektrode
WO2003061329A3 (en) Method and hybrid optical-electronic switching node for optimizing use of optical bandwidth
FI20105658A7 (fi) Laite ja menetelmä liikkuvaa ad hoc -monijänneverkkoa varten
DE69628828D1 (de) Flächenanordnung für skalierbare mehrlagige verbindungsarchitektur
NO20044141D0 (no) Elektrokjemiske brenselceller
DE60239668D1 (de) Leitender Siliziumverbundwerkstoff, seine Herstellung und negatives aktives Material für Sekundärbatterie mit nichtwässrigem Elektrolyt
UA100546C2 (ru) Управление беспроводными ретрансляционными узлами с использованием идентификаторов
WO2007008648A3 (en) Wireless routing implementation
DE60330017D1 (de) Gerippte brennstoffzellenkathode mit doppelter porrosität
TW200637098A (en) Power system using multiple battery pack types
DE60221926D1 (de) Protonenleitende Membran, Herstellverfahren dafür, und diese verwendende Brennstoffzelle
NL1021701A1 (nl) PEM-brandstofcel.
DE60222962D1 (de) Brennstoffzellenkraftanlage mit Reformer
DE60141669D1 (de) Sekundärzellen mit Polabdichtungsstruktur
DE50313510D1 (de) Zellkultureinsatz
DE60325003D1 (de) Brennstoffzellenstruktur
DK1563061T3 (da) Dyrkning af hårinducerende celler
DE60328288D1 (de) Errichten eines ad-hoc-netzes
ATE483251T1 (de) Integrierter schaltkreis mit baublöcken
ATE400145T1 (de) Datenübermittlung über ein zellulares funknetzwerk
ITMI20000150A0 (it) Cella di elettrolisi con elettrodo a diffusione di gas
ATE465520T1 (de) Photovoltaische zelle
DE60135914D1 (de) Unterdruckkühlkreislauf für brennstoffzellenkraftanlage

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties