ATE487981T1 - Mehrstufiger gleitkomma-akkumulator - Google Patents

Mehrstufiger gleitkomma-akkumulator

Info

Publication number
ATE487981T1
ATE487981T1 AT07814226T AT07814226T ATE487981T1 AT E487981 T1 ATE487981 T1 AT E487981T1 AT 07814226 T AT07814226 T AT 07814226T AT 07814226 T AT07814226 T AT 07814226T AT E487981 T1 ATE487981 T1 AT E487981T1
Authority
AT
Austria
Prior art keywords
floating
operand
prior
point
operand alignment
Prior art date
Application number
AT07814226T
Other languages
English (en)
Inventor
Yun Du
Chun Yu
Guofang Jiao
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Application granted granted Critical
Publication of ATE487981T1 publication Critical patent/ATE487981T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/485—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/509—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators
    • G06F7/5095—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators word-serial, i.e. with an accumulator-register
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/509—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/3884—Pipelining
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
    • G06F5/012—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising in floating-point computations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49936—Normalisation mentioned as feature only

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Advance Control (AREA)
  • Complex Calculations (AREA)
  • Telephone Function (AREA)
  • Secondary Cells (AREA)
AT07814226T 2006-08-18 2007-08-17 Mehrstufiger gleitkomma-akkumulator ATE487981T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/506,349 US7543013B2 (en) 2006-08-18 2006-08-18 Multi-stage floating-point accumulator
PCT/US2007/076242 WO2008022331A2 (en) 2006-08-18 2007-08-17 Multi-stage floating-point accumulator

Publications (1)

Publication Number Publication Date
ATE487981T1 true ATE487981T1 (de) 2010-11-15

Family

ID=39083186

Family Applications (1)

Application Number Title Priority Date Filing Date
AT07814226T ATE487981T1 (de) 2006-08-18 2007-08-17 Mehrstufiger gleitkomma-akkumulator

Country Status (8)

Country Link
US (1) US7543013B2 (de)
EP (1) EP2057535B1 (de)
JP (1) JP5086348B2 (de)
KR (1) KR101085810B1 (de)
CN (1) CN101506771B (de)
AT (1) ATE487981T1 (de)
DE (1) DE602007010468D1 (de)
WO (1) WO2008022331A2 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101847087B (zh) * 2010-04-28 2012-03-28 中国科学院自动化研究所 一种支持定浮点可重构的横向求和网络结构
CN102445606A (zh) * 2010-09-30 2012-05-09 上海华建电力设备股份有限公司 电力监测终端的功能优化方法
CN102033732B (zh) 2010-12-17 2012-07-18 浙江大学 基于fpga的高速低延迟浮点累加器及其实现方法
CN103176767B (zh) * 2013-03-01 2016-08-03 浙江大学 一种低功耗高吞吐的浮点数乘累加单元的实现方法
US9575725B1 (en) 2014-03-18 2017-02-21 Altera Corporation Specialized processing block with embedded pipelined accumulator circuitry
CN106485315B (zh) * 2015-10-08 2019-06-04 上海兆芯集成电路有限公司 具有输出缓冲器反馈与遮蔽功能的神经网络单元
CN107305485B (zh) * 2016-04-25 2021-06-08 中科寒武纪科技股份有限公司 一种用于执行多个浮点数相加的装置及方法
CN111221496B (zh) * 2018-11-26 2023-06-13 北京华航无线电测量研究所 一种使用fpga实现浮点数据累加的方法
US10891991B2 (en) * 2018-11-26 2021-01-12 Gsi Technology Inc. Massively parallel, associative multiplier accumulator
US11188329B1 (en) * 2020-06-24 2021-11-30 Micron Technology, Inc. Dynamic precision bit string accumulation
KR20230082173A (ko) * 2021-12-01 2023-06-08 에스케이하이닉스 주식회사 높은 동작 속도를 위한 누산기, 이를 포함하는 연산 로직 회로, 및 프로세싱-인-메모리 장치

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4866652A (en) 1987-09-01 1989-09-12 Weitek Corporation Floating point unit using combined multiply and ALU functions
US4841467A (en) * 1987-10-05 1989-06-20 General Electric Company Architecture to implement floating point multiply/accumulate operations
JP2693800B2 (ja) 1988-12-28 1997-12-24 甲府日本電気株式会社 浮動小数点データ総和演算回路
JPH03163662A (ja) * 1989-11-21 1991-07-15 Mitsubishi Electric Corp 浮動小数点累算器
JPH04151729A (ja) * 1990-09-10 1992-05-25 Mitsubishi Electric Corp 浮動小数点累算器
JPH05197741A (ja) * 1991-06-06 1993-08-06 Lsi Logic Corp インターリーブド乗算器累算器
US6247036B1 (en) * 1996-01-22 2001-06-12 Infinite Technology Corp. Processor with reconfigurable arithmetic data path
US6446195B1 (en) * 2000-01-31 2002-09-03 Intel Corporation Dyadic operations instruction processor with configurable functional blocks
GB2409074B (en) 2001-03-14 2005-08-03 Micron Technology Inc Arithmetic pipeline
US7080111B2 (en) * 2001-06-04 2006-07-18 Intel Corporation Floating point multiply accumulator
US20030154227A1 (en) 2002-02-08 2003-08-14 Intel Corporation Multi-threaded multiply accumulator

Also Published As

Publication number Publication date
DE602007010468D1 (de) 2010-12-23
KR20090031594A (ko) 2009-03-26
WO2008022331A2 (en) 2008-02-21
EP2057535A2 (de) 2009-05-13
EP2057535B1 (de) 2010-11-10
US20080046495A1 (en) 2008-02-21
CN101506771A (zh) 2009-08-12
CN101506771B (zh) 2013-01-02
KR101085810B1 (ko) 2011-11-22
JP5086348B2 (ja) 2012-11-28
US7543013B2 (en) 2009-06-02
JP2010501938A (ja) 2010-01-21
WO2008022331A3 (en) 2008-05-22

Similar Documents

Publication Publication Date Title
ATE487981T1 (de) Mehrstufiger gleitkomma-akkumulator
ATE441148T1 (de) Ausgabeeinheit zum versetzen eines prozessors in eine allmähliche langsame betriebsart
CN103793203A (zh) 响应于输入数据值降低fma单元中的功率消耗
DE602006017589D1 (de) Multiplikator
DE602008002568D1 (de) Eiterleitung von zwischenergebnissen zwischen teilweisen instruktionen einer erweiterten instruktion
TW200640138A (en) Pipelined datapath with dynamically reconfigurable pipeline stages
SE0401388L (sv) Mikroskopsystem innefattande arrangemang för positionering av en plattform
Ehrhardt et al. Discrete non-local boundary conditions for split-step Padé approximations of the one-way Helmholtz equation
Vukman On α-derivations of prime and semiprime rings
CN103699353B (zh) 一种一位全减器电路
Komatsu Hurwitz and Tasoev continued fractions
TW200534164A (en) Static floating point processing unit suitable for embedded digital signal processing and shift control method thereof
Sato et al. Importance of single-core performance in the multicore era
TW200703143A (en) Methods and apparatus for improving processing performance using instruction dependency check depth
Lee A Study on Power Dissipation of The Multicore Processor
Kim A Study on the Schematic Design of Sang-gyejeil Middle School Reconstruction in Seoul
Pilla et al. Limits for a feasible speculative trace reuse implementation
Reddy et al. REEL: Reducing effective execution latency of floating point operations
Zhang et al. A power-efficient floating-point co-processor design
Hua et al. Study of emulsion-pump intelligent supervising system based on S 3 C 44 B 0.
Cho et al. The Development of a Management Model for a Self-development Programs for Youth out of School
Pratas et al. Double-precision floatingpoint performance of computational devices: FPGAs, CPUs, and GPUs
Guitton-Ouhamou et al. Consumptions of two DSP processors: study of two generations.
Computing Reconfigurable computing
Wang et al. Study on methodology of algorithm analysis for energy.

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties