ATE493760T1 - Bilden einer integrierten mehrsegmentschaltung mit isolierten substraten - Google Patents

Bilden einer integrierten mehrsegmentschaltung mit isolierten substraten

Info

Publication number
ATE493760T1
ATE493760T1 AT03729041T AT03729041T ATE493760T1 AT E493760 T1 ATE493760 T1 AT E493760T1 AT 03729041 T AT03729041 T AT 03729041T AT 03729041 T AT03729041 T AT 03729041T AT E493760 T1 ATE493760 T1 AT E493760T1
Authority
AT
Austria
Prior art keywords
forming
integrated multi
segment circuit
insulated substrates
integrated circuit
Prior art date
Application number
AT03729041T
Other languages
English (en)
Inventor
Eugene Atlas
Original Assignee
Imagerlabs Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Imagerlabs Inc filed Critical Imagerlabs Inc
Application granted granted Critical
Publication of ATE493760T1 publication Critical patent/ATE493760T1/de

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P54/00—Cutting or separating of wafers, substrates or parts of devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
    • H10W74/129—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed forming a chip-scale package [CSP]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/131—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed
    • H10W74/134—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed the encapsulations being in grooves in the semiconductor body
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P52/00—Grinding, lapping or polishing of wafers, substrates or parts of devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Bipolar Transistors (AREA)
AT03729041T 2002-05-20 2003-05-20 Bilden einer integrierten mehrsegmentschaltung mit isolierten substraten ATE493760T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US38268202P 2002-05-20 2002-05-20
PCT/US2003/015904 WO2003100829A2 (en) 2002-05-20 2003-05-20 Forming a multi segment integrated circuit with isolated substrates

Publications (1)

Publication Number Publication Date
ATE493760T1 true ATE493760T1 (de) 2011-01-15

Family

ID=29584442

Family Applications (1)

Application Number Title Priority Date Filing Date
AT03729041T ATE493760T1 (de) 2002-05-20 2003-05-20 Bilden einer integrierten mehrsegmentschaltung mit isolierten substraten

Country Status (6)

Country Link
US (1) US7112874B2 (de)
EP (1) EP1540728B1 (de)
AT (1) ATE493760T1 (de)
AU (1) AU2003233604A1 (de)
DE (1) DE60335554D1 (de)
WO (1) WO2003100829A2 (de)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003197569A (ja) * 2001-12-28 2003-07-11 Disco Abrasive Syst Ltd 半導体チップの製造方法
JP4401066B2 (ja) * 2002-11-19 2010-01-20 三洋電機株式会社 半導体集積装置及びその製造方法
US20040166662A1 (en) * 2003-02-21 2004-08-26 Aptos Corporation MEMS wafer level chip scale package
TWI225696B (en) * 2003-06-10 2004-12-21 Advanced Semiconductor Eng Semiconductor package and method for manufacturing the same
JP2005032903A (ja) * 2003-07-10 2005-02-03 Oki Electric Ind Co Ltd 半導体装置及びその製造方法
US7098518B1 (en) * 2003-08-27 2006-08-29 National Semiconductor Corporation Die-level opto-electronic device and method of making same
JP4553611B2 (ja) * 2004-03-15 2010-09-29 三洋電機株式会社 回路装置
JP2006059839A (ja) * 2004-08-17 2006-03-02 Oki Electric Ind Co Ltd 半導体装置およびその製造方法
US7405108B2 (en) * 2004-11-20 2008-07-29 International Business Machines Corporation Methods for forming co-planar wafer-scale chip packages
KR20080009191A (ko) * 2005-06-06 2008-01-25 마츠시타 덴끼 산교 가부시키가이샤 반도체집적회로
US20060286706A1 (en) * 2005-06-21 2006-12-21 Salian Arvind S Method of making a substrate contact for a capped MEMS at the package level
US7796174B1 (en) 2006-04-25 2010-09-14 Ball Aerospace & Technologies Corp. Hybrid imager
US8569876B2 (en) 2006-11-22 2013-10-29 Tessera, Inc. Packaged semiconductor chips with array
US7791199B2 (en) * 2006-11-22 2010-09-07 Tessera, Inc. Packaged semiconductor chips
CN103178032B (zh) 2007-07-31 2017-06-20 英闻萨斯有限公司 使用穿透硅通道的半导体封装方法
US8859396B2 (en) * 2007-08-07 2014-10-14 Semiconductor Components Industries, Llc Semiconductor die singulation method
US7838978B2 (en) * 2007-09-19 2010-11-23 Infineon Technologies Ag Semiconductor device
KR20090108233A (ko) * 2008-04-11 2009-10-15 삼성전자주식회사 카메라 모듈의 제조 방법, 이에 의해 제작된 카메라 모듈및 상기 카메라 모듈을 포함하는 전자 시스템
GB2459302A (en) * 2008-04-18 2009-10-21 Xsil Technology Ltd A method of dicing wafers to give high die strength
GB2459301B (en) * 2008-04-18 2011-09-14 Xsil Technology Ltd A method of dicing wafers to give high die strength
EP2446478B1 (de) 2009-06-25 2018-09-12 IMEC vzw Biokompatible verpackung
US8796135B2 (en) 2010-07-23 2014-08-05 Tessera, Inc. Microelectronic elements with rear contacts connected with via first or via middle structures
US9640437B2 (en) 2010-07-23 2017-05-02 Tessera, Inc. Methods of forming semiconductor elements using micro-abrasive particle stream
US8610259B2 (en) 2010-09-17 2013-12-17 Tessera, Inc. Multi-function and shielded 3D interconnects
US8847380B2 (en) 2010-09-17 2014-09-30 Tessera, Inc. Staged via formation from both sides of chip
US8736066B2 (en) 2010-12-02 2014-05-27 Tessera, Inc. Stacked microelectronic assemby with TSVS formed in stages and carrier above chip
US8587126B2 (en) 2010-12-02 2013-11-19 Tessera, Inc. Stacked microelectronic assembly with TSVs formed in stages with plural active chips
US8610264B2 (en) 2010-12-08 2013-12-17 Tessera, Inc. Compliant interconnects in wafers
JP2013058624A (ja) * 2011-09-08 2013-03-28 Mitsubishi Electric Corp レーザダイオード素子の製造方法
US9196532B2 (en) 2012-06-21 2015-11-24 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit packages and methods for forming the same
US10151706B1 (en) * 2016-04-07 2018-12-11 Kla-Tencor Corp. Inspection for specimens with extensive die to die process variation
JP2018125479A (ja) * 2017-02-03 2018-08-09 株式会社ディスコ ウェーハの加工方法
CN110078015A (zh) * 2019-04-29 2019-08-02 深迪半导体(上海)有限公司 一种芯片封装结构及方法

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4484215A (en) * 1981-05-18 1984-11-20 Burroughs Corporation Flexible mounting support for wafer scale integrated circuits
JPS5898983A (ja) * 1981-12-09 1983-06-13 Hitachi Ltd 半導体圧力変換器の製造方法
US4695870A (en) * 1986-03-27 1987-09-22 Hughes Aircraft Company Inverted chip carrier
US4925808A (en) * 1989-03-24 1990-05-15 Sprague Electric Company Method for making IC die with dielectric isolation
US5151776A (en) * 1989-03-28 1992-09-29 General Electric Company Die attachment method for use in high density interconnected assemblies
US5519353A (en) * 1992-06-09 1996-05-21 At&T Corp. Balanced driver circuit for eliminating inductive noise
EP0660967B1 (de) * 1992-09-14 2001-04-11 Shellcase Ltd. Verfahren zum herstellen integrierte schaltungsanordnungen
IL106892A0 (en) * 1993-09-02 1993-12-28 Pierre Badehi Methods and apparatus for producing integrated circuit devices
IL110261A0 (en) * 1994-07-10 1994-10-21 Schellcase Ltd Packaged integrated circuit
US6117707A (en) * 1994-07-13 2000-09-12 Shellcase Ltd. Methods of producing integrated circuit devices
IL113739A (en) * 1995-05-15 1998-03-10 Shellcase Ltd Bonding machine
US5674785A (en) * 1995-11-27 1997-10-07 Micron Technology, Inc. Method of producing a single piece package for semiconductor die
US6208018B1 (en) * 1997-05-29 2001-03-27 Micron Technology, Inc. Piggyback multiple dice assembly
US6102963A (en) * 1997-12-29 2000-08-15 Vantis Corporation Electrically erasable and reprogrammable, nonvolatile integrated storage device with in-system programming and verification (ISPAV) capabilities for supporting in-system reconfiguring of PLD's
CA2375322A1 (en) * 1999-06-24 2000-12-28 Mitsui Mining & Smelting Co., Ltd. Flow rate sensor unit, flowmeter and flow sensor
US6452265B1 (en) * 2000-01-28 2002-09-17 International Business Machines Corporation Multi-chip module utilizing a nonconductive material surrounding the chips that has a similar coefficient of thermal expansion
EP1251577B1 (de) 2001-04-19 2007-04-25 Interuniversitair Microelektronica Centrum Vzw Herstellung von integrierten abstimmbaren/umschaltbaren passiven Mikro- und Millimeterwellenmodulen

Also Published As

Publication number Publication date
DE60335554D1 (de) 2011-02-10
AU2003233604A1 (en) 2003-12-12
WO2003100829A2 (en) 2003-12-04
EP1540728A4 (de) 2009-11-11
EP1540728B1 (de) 2010-12-29
EP1540728A2 (de) 2005-06-15
AU2003233604A8 (en) 2003-12-12
WO2003100829A3 (en) 2004-05-21
US7112874B2 (en) 2006-09-26
US20030216010A1 (en) 2003-11-20

Similar Documents

Publication Publication Date Title
ATE493760T1 (de) Bilden einer integrierten mehrsegmentschaltung mit isolierten substraten
AU2003247798A1 (en) Nozzles and components thereof and methods for making the same
DE602004020449D1 (de) Ballonkatheter
AU2003216210A1 (en) Multimodal ethylene, alpha-olefin and diene polymers, processes for making and devices comprising such compositions
WO2002060051A3 (en) High linearity circuits and methods regarding same
SG116443A1 (en) Wiring and method of manufacturing the same, and wiring board and method of manufacturing the same.
EP4604177A3 (de) Bauelementträger mit nebeneinander angeordneten transistorbauelementen
ATE347057T1 (de) Federelement
WO2004061635A3 (en) Adaptive power control
MY128471A (en) Insulated bond wire assembly for integrated circuits
UA42784C2 (uk) Печатна плата і спосіб точного складання та припаювання електронних елементів на поверхні плати
AU2002351666A1 (en) Molecular electronic component used to construct nanoelectronic circuits, molecular electronic component, electronic circuit and method for producing the same
TW200511892A (en) Electroluminescent devices and methods
TW200614330A (en) Semiconductor processing components and semiconductor processing utilizing same
AU2003286886A1 (en) Thermosetting inorganic clay nanodispersions and their use
TWI263318B (en) An electronic assembly having a more dense arrangement of contacts that allows for routing of traces to the contacts
EA200600481A1 (ru) Электрический провод (варианты) и способ получения электрического провода
ATE261210T1 (de) Programmierbare pufferschaltung
AU2003281092A1 (en) Distribution device of a telecommunications system
AU2002361101A1 (en) Photocurable thermosetting conductive composition, conductive circuit formed from the conductive composition, and method of forming the same
DE50306683D1 (de) Organisches bauelement zum überspannungsschutz und dazugehörige schaltung
AU2002252292A1 (en) Polymers and oligomers, their synthesis, and electronic devices incorporating same
TW200606513A (en) A wiring substrate and method using the same
WO2003096419A3 (de) Integrierte leiterbahnanordnung
HUP0300889A2 (en) Circuit arrangement comprising a chain of capacitors

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties