ATE500652T1 - Stromkreis und verfahren zur erzeugung eines taktsignals - Google Patents

Stromkreis und verfahren zur erzeugung eines taktsignals

Info

Publication number
ATE500652T1
ATE500652T1 AT06832111T AT06832111T ATE500652T1 AT E500652 T1 ATE500652 T1 AT E500652T1 AT 06832111 T AT06832111 T AT 06832111T AT 06832111 T AT06832111 T AT 06832111T AT E500652 T1 ATE500652 T1 AT E500652T1
Authority
AT
Austria
Prior art keywords
clock
generating
sampling
signal
clk
Prior art date
Application number
AT06832111T
Other languages
English (en)
Inventor
Robert Spindler
Roland Brandl
Ewald Bergler
Original Assignee
Nxp Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv filed Critical Nxp Bv
Application granted granted Critical
Publication of ATE500652T1 publication Critical patent/ATE500652T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
    • H04L7/0338—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals the correction of the phase error being performed by a feed forward loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Manipulation Of Pulses (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
AT06832111T 2005-12-12 2006-12-06 Stromkreis und verfahren zur erzeugung eines taktsignals ATE500652T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP05111954 2005-12-12
PCT/IB2006/054626 WO2007069138A2 (en) 2005-12-12 2006-12-06 Electric circuit for and method of generating a clock signal

Publications (1)

Publication Number Publication Date
ATE500652T1 true ATE500652T1 (de) 2011-03-15

Family

ID=38024339

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06832111T ATE500652T1 (de) 2005-12-12 2006-12-06 Stromkreis und verfahren zur erzeugung eines taktsignals

Country Status (7)

Country Link
US (1) US7999593B2 (de)
EP (1) EP1964261B1 (de)
JP (1) JP2009518927A (de)
CN (1) CN101326716B (de)
AT (1) ATE500652T1 (de)
DE (1) DE602006020487D1 (de)
WO (1) WO2007069138A2 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100910862B1 (ko) * 2007-11-05 2009-08-06 주식회사 하이닉스반도체 반도체 소자와 그의 구동 방법
US9621169B2 (en) * 2014-02-26 2017-04-11 Taiwan Semiconductor Manufacturing Company Limited Gray code counter
CN110059041B (zh) * 2019-03-22 2021-09-28 上海交通大学 传输系统

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4890316A (en) 1988-10-28 1989-12-26 Walsh Dale M Modem for communicating at high speed over voice-grade telephone circuits
DE4111350C1 (de) 1991-04-09 1992-09-10 Msc Microcomputers Systems Components Vertriebs Gmbh, 7513 Stutensee, De
GB2296142B (en) 1994-12-16 1998-03-18 Plessey Semiconductors Ltd Circuit arrangement for measuring a time interval
US5793709A (en) 1996-04-19 1998-08-11 Xli Corporation Free loop interval timer and modulator
US6194971B1 (en) * 1997-04-21 2001-02-27 Ati Technologies, Inc. Method and apparatus for phase shifting a controlled oscillator and applications thereof
JP2001209454A (ja) 2000-01-27 2001-08-03 Sony Corp クロック生成回路
GB2359706B (en) * 2000-02-28 2004-03-10 Mitel Corp Integrated data clock extractor
US6914953B2 (en) 2000-12-28 2005-07-05 International Business Machines Corporation Multiphase clock recovery using D-type phase detector
US20020090045A1 (en) * 2001-01-10 2002-07-11 Norm Hendrickson Digital clock recovery system
JP2003134096A (ja) 2001-10-29 2003-05-09 Toshiba Corp データ抽出回路
JP3593104B2 (ja) 2002-01-11 2004-11-24 沖電気工業株式会社 クロック切替回路
JP4063001B2 (ja) * 2002-07-19 2008-03-19 日本電気株式会社 多相クロック生成回路
JP4252561B2 (ja) * 2005-06-23 2009-04-08 富士通マイクロエレクトロニクス株式会社 クロック発生回路及びクロック発生方法

Also Published As

Publication number Publication date
DE602006020487D1 (de) 2011-04-14
US7999593B2 (en) 2011-08-16
CN101326716B (zh) 2014-10-15
WO2007069138A3 (en) 2007-09-20
CN101326716A (zh) 2008-12-17
EP1964261A2 (de) 2008-09-03
JP2009518927A (ja) 2009-05-07
EP1964261B1 (de) 2011-03-02
WO2007069138A2 (en) 2007-06-21
US20080265946A1 (en) 2008-10-30

Similar Documents

Publication Publication Date Title
TW200637161A (en) Correlation circuit for time-interleaved ADC and method thereof
ATE505846T1 (de) Musterabhängiger phasendetektor zur taktwiedergewinnung
ATE484790T1 (de) Verfahren und vorrichtung zum erzeugen von zufallsdaten
WO2008094014A3 (en) Method for generating a reference signal sequence using grouping
EP2037583A4 (de) Wandlerschaltung, analog-digital-wandler und verfahren zum erzeugen von analogsignalen entsprechenden digitalsignalen
JP2016509449A5 (de)
DK2100402T3 (da) Apparat , fremgangsmåder og computerprogramprodukter, der tilvejebringer begrænset anvendelse af Zadoff-Chu-sekvenser i pilot- eller præampelsignaler
WO2008114700A1 (ja) 測定装置、測定方法、試験装置、電子デバイス、および、プログラム
EP1884876A3 (de) Systeme und Verfahren zur Transformation aus dem Zeitbereich ins Frequenzbereich mittels Frequenzverschiebung
ATE444496T1 (de) Verfahren und vorrichtung zur messung des tastverhältnisses oder relativen tastverhältnisses eines digitalen signals
WO2009090496A3 (en) Analog-to-digital converter timing circuits
GB2493030B (en) Method of sound analysis and associated sound synthesis
ATE458361T1 (de) Einrichtung und verfahren zum verarbeiten eines audio-datenstroms
DE602005006554D1 (de) Schaltung und Verfahren zur Erzeugung eines Taktsignals
RU2008104547A (ru) Способ прогнозирования результатов измерений и устройство его реализующее
DE602005011965D1 (de) Verfahren zum zyklischen umsetzen eines analogsignals in ein mehrbit-digitalausgangssignal und umsetzer zur durchführung des verfahrens
JP2009520384A5 (de)
WO2006086257A3 (en) Coherent interleaved sampling
ATE460779T1 (de) Verfahren und vorrichtung zur interferenzunterdrückung bei drahtlosen empfängern
ATE463889T1 (de) Verfahren und empfängervorrichtung zur bestimmung eines korrelationswertes unter berücksichtigung von frequenzkorrektur
DE602006020487D1 (de) Stromkreis und verfahren zur erzeugung eines taktsignals
ATE438869T1 (de) Empfangsverfahren und empfänger für ein mittels cboc-ausgebreiteter wellenform moduliertes funknavigationssignal
DE502004004800D1 (de) Schaltungsanordnung zur Erzeugung eines digitalen Clocksignals
NZ609085A (en) Apparatus and method for multichannel signal processing
WO2007146599A3 (en) Integer represenation of relative timing between desired output samples and corresponding input samples

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties