ATE511138T1 - Flexray-system mit effizienter speicherung von anweisungen - Google Patents

Flexray-system mit effizienter speicherung von anweisungen

Info

Publication number
ATE511138T1
ATE511138T1 AT08848708T AT08848708T ATE511138T1 AT E511138 T1 ATE511138 T1 AT E511138T1 AT 08848708 T AT08848708 T AT 08848708T AT 08848708 T AT08848708 T AT 08848708T AT E511138 T1 ATE511138 T1 AT E511138T1
Authority
AT
Austria
Prior art keywords
node
instruction
cycle
instructions
cycles
Prior art date
Application number
AT08848708T
Other languages
English (en)
Inventor
Rene Papenhoven
Original Assignee
Nxp Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv filed Critical Nxp Bv
Application granted granted Critical
Publication of ATE511138T1 publication Critical patent/ATE511138T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G06F9/485—Task life-cycle, e.g. stopping, restarting, resuming execution

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Small-Scale Networks (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Multi Processors (AREA)
  • Time-Division Multiplex Systems (AREA)
AT08848708T 2007-11-14 2008-10-17 Flexray-system mit effizienter speicherung von anweisungen ATE511138T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP07120646 2007-11-14
PCT/IB2008/054275 WO2009063347A1 (en) 2007-11-14 2008-10-17 Flexray system using efficient storage of instructions

Publications (1)

Publication Number Publication Date
ATE511138T1 true ATE511138T1 (de) 2011-06-15

Family

ID=40445617

Family Applications (1)

Application Number Title Priority Date Filing Date
AT08848708T ATE511138T1 (de) 2007-11-14 2008-10-17 Flexray-system mit effizienter speicherung von anweisungen

Country Status (5)

Country Link
US (1) US8527738B2 (de)
EP (1) EP2223205B1 (de)
CN (1) CN101855615A (de)
AT (1) ATE511138T1 (de)
WO (1) WO2009063347A1 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102011012572B3 (de) * 2011-02-26 2012-03-08 Audi Ag Kraftfahrzeug mit einem FlexRay-Bus
US8964775B2 (en) * 2011-09-21 2015-02-24 Nxp B.V. System and method for encoding a slot table for a communications controller
US8798090B2 (en) * 2011-09-21 2014-08-05 Nxp B.V. System and method for creating a slot table entry address for a communications device
US10284247B2 (en) 2013-06-10 2019-05-07 Nxp B.V. System and method for bit processing in a central network component

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7337241B2 (en) * 2002-09-27 2008-02-26 Alacritech, Inc. Fast-path apparatus for receiving data corresponding to a TCP connection
JP2006525725A (ja) 2003-05-06 2006-11-09 コーニンクレッカ　フィリップス　エレクトロニクス　エヌ　ヴィ Ｔｄｍａバスにおける異なるサイクルでのタイムスロット共有
DE10329179A1 (de) 2003-06-30 2005-03-17 Volkswagen Ag Anordnung und Verfahren zur Verwaltung eines Speichers
DE102004008910A1 (de) 2004-02-24 2005-09-08 Robert Bosch Gmbh Verfahren und Kommunikationssystem zur Übertragung von Informationen in einem Kraftfahrzeug
AT501480B8 (de) * 2004-09-15 2007-02-15 Tttech Computertechnik Ag Verfahren zum erstellen von kommunikationsplänen für ein verteiltes echtzeit-computersystem
JP2008542946A (ja) 2005-06-09 2008-11-27 エヌエックスピー ビー ヴィ 通信システムノード用記憶装置、データ記憶方法、及び通信システムノード

Also Published As

Publication number Publication date
US20100268910A1 (en) 2010-10-21
WO2009063347A1 (en) 2009-05-22
EP2223205B1 (de) 2011-05-25
EP2223205A1 (de) 2010-09-01
US8527738B2 (en) 2013-09-03
CN101855615A (zh) 2010-10-06

Similar Documents

Publication Publication Date Title
CN101582824B (zh) 关于控制局域网总线从节点设备的节点号自动分配方法
US20160170813A1 (en) Technologies for fast synchronization barriers for many-core processing
JP2011041326A5 (de)
EP4398163A3 (de) Mikroprozessor mit einem unternehmensmodell
ATE511138T1 (de) Flexray-system mit effizienter speicherung von anweisungen
JP2018509833A (ja) サイドチャネル解析抵抗アーキテクチャ
Miura et al. An adaptive routing of the 2-D torus network based on turn model
Choi et al. Block Design‐Based Asynchronous Neighbor Discovery Protocol for Wireless Sensor Networks
KR101920190B1 (ko) 임의의 ip 생성 방법 및 그 장치
Rodriguez et al. Exploring pattern-aware routing in generalized fat tree networks
De Munck et al. Improving the scalability of simgrid using dynamic routing
Dorr et al. Introduction to parallel processing with eight node Raspberry Pi cluster
Subramoni et al. Designing topology-aware communication schedules for alltoall operations in large infiniband clusters
FI20055429A7 (fi) Hilalaskentaverkon hallinta
Stoffers et al. Enabling distributed simulation of OMNeT++ INET models
US20150095542A1 (en) Collective communications apparatus and method for parallel systems
Mitsuishi et al. Accelerating breadth first search on gpu-box
Kenyeres et al. Experimental node failure analysis in WSNs
Oden et al. Improving cryptanalytic applications with stochastic runtimes on GPUs
Jin et al. Improving the speed and scalability of distributed simulations of sensor networks
GB0507160D0 (en) Data storage system with shared cache address space
US9702932B2 (en) Arithmetic logic unit testing system and method
Labrecque et al. Application-specific signatures for transactional memory in soft processors
CN112433773A (zh) 可重构处理器的配置信息记录方法及装置
Engelmann A network contention model for the extreme-scale simulator

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties