ATE516540T1 - Datenvalidierung mittels prozessorbefehlen - Google Patents

Datenvalidierung mittels prozessorbefehlen

Info

Publication number
ATE516540T1
ATE516540T1 AT07758495T AT07758495T ATE516540T1 AT E516540 T1 ATE516540 T1 AT E516540T1 AT 07758495 T AT07758495 T AT 07758495T AT 07758495 T AT07758495 T AT 07758495T AT E516540 T1 ATE516540 T1 AT E516540T1
Authority
AT
Austria
Prior art keywords
operands
buffer
data validation
processor commands
checksum
Prior art date
Application number
AT07758495T
Other languages
English (en)
Inventor
Steven King
Frank Berry
Abhiejeet Joglekar
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE516540T1 publication Critical patent/ATE516540T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1004—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's to protect a block of data words, e.g. CRC or checksum
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0045—Arrangements at the receiver end
    • H04L1/0047—Decoding adapted to other signal detection operation
    • H04L1/005—Iterative decoding, including iteration between signal detection and decoding operation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Detection And Correction Of Errors (AREA)
  • Executing Machine-Instructions (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Retry When Errors Occur (AREA)
AT07758495T 2006-03-20 2007-03-14 Datenvalidierung mittels prozessorbefehlen ATE516540T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/384,527 US7925957B2 (en) 2006-03-20 2006-03-20 Validating data using processor instructions
PCT/US2007/063946 WO2007109466A1 (en) 2006-03-20 2007-03-14 Validating data using processor instructions

Publications (1)

Publication Number Publication Date
ATE516540T1 true ATE516540T1 (de) 2011-07-15

Family

ID=38522766

Family Applications (1)

Application Number Title Priority Date Filing Date
AT07758495T ATE516540T1 (de) 2006-03-20 2007-03-14 Datenvalidierung mittels prozessorbefehlen

Country Status (5)

Country Link
US (2) US7925957B2 (de)
EP (1) EP1997006B1 (de)
CN (1) CN101405699B (de)
AT (1) ATE516540T1 (de)
WO (1) WO2007109466A1 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7958436B2 (en) 2005-12-23 2011-06-07 Intel Corporation Performing a cyclic redundancy checksum operation responsive to a user-level instruction
US7739663B2 (en) * 2006-05-16 2010-06-15 International Business Machines Corporation Method, system and program product for validating a runtime environment
JP2010218237A (ja) * 2009-03-17 2010-09-30 Renesas Electronics Corp プログラム検証装置及びその方法
US8464125B2 (en) 2009-12-10 2013-06-11 Intel Corporation Instruction-set architecture for programmable cyclic redundancy check (CRC) computations
US9715385B2 (en) 2013-01-23 2017-07-25 International Business Machines Corporation Vector exception code
US9804840B2 (en) 2013-01-23 2017-10-31 International Business Machines Corporation Vector Galois Field Multiply Sum and Accumulate instruction
US9513906B2 (en) 2013-01-23 2016-12-06 International Business Machines Corporation Vector checksum instruction
US9823924B2 (en) 2013-01-23 2017-11-21 International Business Machines Corporation Vector element rotate and insert under mask instruction
US9778932B2 (en) 2013-01-23 2017-10-03 International Business Machines Corporation Vector generate mask instruction
US9471308B2 (en) 2013-01-23 2016-10-18 International Business Machines Corporation Vector floating point test data class immediate instruction
US9154161B1 (en) * 2014-04-01 2015-10-06 Cisco Technology, Inc. Calculating cyclic redundancy checks over overlapping windows of streaming data
US9477562B1 (en) 2015-04-23 2016-10-25 Microsemi Storage Solutions (Us), Inc. Apparatus and method for minimizing exclusive-OR (XOR) computation time
JP2024544119A (ja) * 2021-10-27 2024-11-28 ティーヴィーエス モーター カンパニー リミテッド 電気車両
US12177017B2 (en) * 2022-01-07 2024-12-24 Keysight Technologies, Inc. Methods, systems, and computer readable media for measuring data integrity in time sensitive networks

Family Cites Families (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4438512A (en) 1981-09-08 1984-03-20 International Business Machines Corporation Method and apparatus for verifying storage apparatus addressing
JP2818415B2 (ja) * 1988-05-18 1998-10-30 日本電気株式会社 バッファ記憶装置
JPH0679276B2 (ja) * 1990-08-31 1994-10-05 インターナショナル・ビジネス・マシーンズ・コーポレイション 同一従属型プロセスのスループット増大方法、プロセス生成回路、周期冗長コードジェネレータ、およびコントローラシステム
US5369641A (en) 1991-11-12 1994-11-29 Storage Technology Corporation Method and apparatus for detecting and correcting errors in data on magnetic tape media
EP0609595B1 (de) 1993-02-05 1998-08-12 Hewlett-Packard Company Verfahren und Gerät zum Nachprüfen von CRC-Koden, wobei CRC Teilkode kombiniert werden
JP2814918B2 (ja) 1994-07-07 1998-10-27 株式会社デンソー マイクロコンピュータ
US6237074B1 (en) * 1995-05-26 2001-05-22 National Semiconductor Corp. Tagged prefetch and instruction decoder for variable length instruction set and method of operation
US5663952A (en) * 1995-07-07 1997-09-02 Sun Microsystems, Inc. Checksum generation circuit and method
US5701316A (en) * 1995-08-31 1997-12-23 Unisys Corporation Method for generating an internet protocol suite checksum in a single macro instruction
US5946467A (en) * 1996-09-20 1999-08-31 Novell, Inc. Application-level, persistent packeting apparatus and method
US5974574A (en) * 1997-09-30 1999-10-26 Tandem Computers Incorporated Method of comparing replicated databases using checksum information
US6263443B1 (en) * 1997-10-11 2001-07-17 Agere Systems Guardian Corp. Simplified data link protocol processor
US7185266B2 (en) 2003-02-12 2007-02-27 Alacritech, Inc. Network interface device for error detection using partial CRCS of variable length message portions
US6029186A (en) * 1998-01-20 2000-02-22 3Com Corporation High speed calculation of cyclical redundancy check sums
US6279140B1 (en) * 1999-01-07 2001-08-21 International Business Machines Corporation Method and apparatus for checksum verification with receive packet processing
US6191614B1 (en) * 1999-04-05 2001-02-20 Xilinx, Inc. FPGA configuration circuit including bus-based CRC register
US6964008B1 (en) * 1999-11-12 2005-11-08 Maxtor Corporation Data checksum method and apparatus
US6631488B1 (en) * 2000-06-30 2003-10-07 Agilent Technologies, Inc. Configurable error detection and correction engine that has a specialized instruction set tailored for error detection and correction tasks
US6848072B1 (en) * 2000-09-19 2005-01-25 Bbn Solutions Llc Network processor having cyclic redundancy check implemented in hardware
US7292586B2 (en) 2001-03-30 2007-11-06 Nokia Inc. Micro-programmable protocol packet parser and encapsulator
KR100434270B1 (ko) * 2001-05-30 2004-06-04 엘지전자 주식회사 가전기기 네트워크 제어시스템
AU2002329417A1 (en) * 2001-09-27 2003-04-07 British Telecommunications Public Limited Company Method and apparatus for data analysis
EP1438662A2 (de) 2001-10-11 2004-07-21 Altera Corporation Fehlererkennung an programmierbaren logischen betriebsmitteln
US6907466B2 (en) * 2001-11-08 2005-06-14 Extreme Networks, Inc. Methods and systems for efficiently delivering data to a plurality of destinations in a computer network
WO2003104943A2 (en) 2002-06-11 2003-12-18 Ashish A Pandya High performance ip processor for tcp/ip, rdma and ip storage applications
US6957321B2 (en) * 2002-06-19 2005-10-18 Intel Corporation Instruction set extension using operand bearing NOP instructions
US7036007B2 (en) 2002-09-09 2006-04-25 Intel Corporation Firmware architecture supporting safe updates and multiple processor types
US7327781B2 (en) * 2002-12-17 2008-02-05 Invensys Systems, Inc. Universal intelligent modem
US7421637B1 (en) * 2003-01-16 2008-09-02 Cisco Technology, Inc. Generating test input for a circuit
TWI220962B (en) 2003-01-20 2004-09-11 Mediatek Inc Firmware updating method and related apparatus for checking content of replacing firmware before firmware updating
US7392399B2 (en) 2003-05-05 2008-06-24 Sun Microsystems, Inc. Methods and systems for efficiently integrating a cryptographic co-processor
TWI224729B (en) 2003-12-15 2004-12-01 Mediatek Inc Method for determining program code
US7360142B1 (en) * 2004-03-03 2008-04-15 Marvell Semiconductor Israel Ltd. Methods, architectures, circuits, software and systems for CRC determination
CN1306772C (zh) * 2004-04-19 2007-03-21 中兴通讯股份有限公司 一种短包数据的接入方法
US7594124B2 (en) * 2004-06-09 2009-09-22 Intel Corporation Cross validation of data using multiple subsystems
US7454667B2 (en) * 2005-04-26 2008-11-18 Intel Corporation Techniques to provide information validation and transfer
US7324913B2 (en) * 2006-02-01 2008-01-29 International Business Machines Corporation Methods and apparatus for testing a link between chips

Also Published As

Publication number Publication date
EP1997006A1 (de) 2008-12-03
US7925957B2 (en) 2011-04-12
US8156401B2 (en) 2012-04-10
CN101405699A (zh) 2009-04-08
CN101405699B (zh) 2011-11-16
US20070226580A1 (en) 2007-09-27
US20110145679A1 (en) 2011-06-16
EP1997006A4 (de) 2010-06-02
WO2007109466A1 (en) 2007-09-27
EP1997006B1 (de) 2011-07-13

Similar Documents

Publication Publication Date Title
ATE516540T1 (de) Datenvalidierung mittels prozessorbefehlen
EP1879106A3 (de) Verfahren, Vorrichtung und Programm zur Quellkodegenerierung
CY1125246T1 (el) Συστημα και μεθοδος για τη λειτουργια ενος ηλεκτροχημικου αισθητηρα αναλυτη
DK2376015T3 (da) Pneumopedisk-ortodontisk instrument, system og fremgangsmåde.
WO2010032108A3 (en) Iterative decoding of blocks with cyclic redundancy checks
FI20040697L (fi) Menetelmä, laite ja ohjelmisto kannettavien laitteiden tietojen päivittämiseksi
DE602007013716D1 (de) Systeme, verfahren und vorrichtungen zur verwendung desselben speichertyps zur unterstützung eines fehlerprüfungsmodus und nicht-fehlerprüfungsmodus
GB0624224D0 (en) Improvements in resisting the spread of unwanted code and data
CY1108694T1 (el) Μεθοδος για την προσβαση σταθμου δεδομενων σε ηλεκτρονικη συσκευη
CY1109913T1 (el) Συστημα και μεθοδος για τον ελεγχο προσπελασης σε λειτουργικα χαρακτηριστικα ιατρικου οργανου
TW200943300A (en) Memory system and method for providing error correction
BRPI0918463A2 (pt) métodos para fabricar e para usar um instrumento endodôntico, e, instrumento endodôntico.
DE602004015416D1 (de) Multimodus-antennensystem für eine datenverarbeitungseinrichtung und betriebsverfahren
ATE533095T1 (de) Scheduling-verfahren
FI20065286L (fi) Menetelmä, käyttäjäkohtainen suoritemittari, järjestelmä ja tietokoneohjelmistotuote
DE602007006101D1 (de) Informationsverarbeitungsvorrichtung, Informationsverarbeitungsverfahren, Informationsverarbeitungsprogramm und tragbares Endgerät
WO2009017231A2 (ja) パターン検査システム、パターン検査装置、方法およびパターン検査用プログラム
DE602006019928D1 (de) Punktierungsmethode für Low Density Parity Check (LDPC) Codes
ATE508551T1 (de) Kontext-sensitivitätsbasierte kryptographie
WO2007078913A3 (en) Cross-architecture execution optimization
BR112012028406A2 (pt) método, pelo menos uma memória e pelo menos um código de programa de computador configurados, com pelo menos um processadro de dados e aparelho
FI20065290L (fi) Käyttäjäkohtainen suoritemittari, menetelmä ja tietokoneohjelmisto
WO2008120317A1 (ja) 照合装置、認証装置、照合方法、認証方法、照合プログラム及び認証プログラム
DE602007012620D1 (de) Datenkorrekturverfahren, -vorrichtung und -programm
CY1113632T1 (el) Μεθοδος και διαταξη για χειρισμο αρχειων μεσω κινητων συσκευων καθως και αντιστοιχο προγραμμα υπολογιστη και αντιστοιχο μεσο μνημης αναγνωσιμο απο υπολογιστη

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties