ATE517492T1 - Vorverzerrungs- und rückentzerrungsschaltung. - Google Patents

Vorverzerrungs- und rückentzerrungsschaltung.

Info

Publication number
ATE517492T1
ATE517492T1 AT06780219T AT06780219T ATE517492T1 AT E517492 T1 ATE517492 T1 AT E517492T1 AT 06780219 T AT06780219 T AT 06780219T AT 06780219 T AT06780219 T AT 06780219T AT E517492 T1 ATE517492 T1 AT E517492T1
Authority
AT
Austria
Prior art keywords
data signal
analog
analog data
indicative
predistortion
Prior art date
Application number
AT06780219T
Other languages
English (en)
Inventor
Elie Khoury
Dc Sessions
Original Assignee
Nxp Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv filed Critical Nxp Bv
Application granted granted Critical
Publication of ATE517492T1 publication Critical patent/ATE517492T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03878—Line equalisers; line build-out devices
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
AT06780219T 2005-07-26 2006-07-26 Vorverzerrungs- und rückentzerrungsschaltung. ATE517492T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US70272105P 2005-07-26 2005-07-26
PCT/IB2006/052568 WO2007013037A1 (en) 2005-07-26 2006-07-26 High speed driver equalization

Publications (1)

Publication Number Publication Date
ATE517492T1 true ATE517492T1 (de) 2011-08-15

Family

ID=37440743

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06780219T ATE517492T1 (de) 2005-07-26 2006-07-26 Vorverzerrungs- und rückentzerrungsschaltung.

Country Status (6)

Country Link
US (1) US7868804B2 (de)
EP (1) EP1911232B1 (de)
JP (1) JP2009503985A (de)
CN (1) CN101233732A (de)
AT (1) ATE517492T1 (de)
WO (1) WO2007013037A1 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007013037A1 (en) 2005-07-26 2007-02-01 Nxp B.V. High speed driver equalization
US7991020B2 (en) * 2006-03-31 2011-08-02 Intel Corporation Quad rate transmitter equalization
JP5417105B2 (ja) * 2009-09-28 2014-02-12 株式会社日立製作所 シリアル出力回路および半導体装置
US8222918B1 (en) 2010-09-21 2012-07-17 Xilinx, Inc. Output driver and method of operating the same
US8686781B2 (en) * 2010-10-19 2014-04-01 Taiwan Semiconductor Manufacturing Company, Ltd. Voltage-mode driver with controllable output swing
US8446168B2 (en) * 2010-12-14 2013-05-21 Qualcomm, Incorporated Pre-emphasis technique for on-chip voltage-driven single-ended-termination drivers
US9088276B2 (en) * 2011-05-31 2015-07-21 Ati Technologies Ulc Pre-emphasis control circuit for adjusting the magnitude of a signal over a period according to a fraction of a bit-time
US8542039B2 (en) 2011-11-11 2013-09-24 Qualcomm Incorporated High-speed pre-driver and voltage level converter with built-in de-emphasis for HDMI transmit applications
US8971447B1 (en) 2013-10-17 2015-03-03 Fujitsu Limited Variable delay of data signals
US9690306B2 (en) * 2013-11-01 2017-06-27 Blackberry Limited Display interface temperature compensation
US9948300B1 (en) * 2017-03-20 2018-04-17 Micron Technology, Inc. Apparatuses and methods for partial bit de-emphasis
US10171711B1 (en) * 2018-01-16 2019-01-01 Omnivision Technologies, Inc. De-emphasized image signal transmission
US10659089B2 (en) 2018-04-03 2020-05-19 Teledyne Scientific & Imaging, Llc Differential data transmitter with pre-emphasis

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2250148B (en) * 1990-11-15 1994-06-08 Sony Corp Conversion between analog and digital signals
US6265920B1 (en) 2000-06-07 2001-07-24 Sun Microsystems, Inc. Power/area efficient method for high-frequency pre-emphasis for intra-chip signaling
JP3573701B2 (ja) * 2000-09-14 2004-10-06 Ｎｅｃエレクトロニクス株式会社 出力バッファ回路
DE60218192T2 (de) * 2002-12-23 2007-11-22 Alcatel Lucent LVDS-Treiber mit Vorverzerrung
JP3791498B2 (ja) * 2003-01-17 2006-06-28 日本電気株式会社 プリエンファシス機能を有する出力バッファ回路
TWI221975B (en) 2003-07-22 2004-10-11 Via Tech Inc Apparatus and method of a high-speed serial link with de-emphasis function
JP4245144B2 (ja) * 2003-08-07 2009-03-25 株式会社ルネサステクノロジ 伝送信号補正回路
WO2007013037A1 (en) 2005-07-26 2007-02-01 Nxp B.V. High speed driver equalization
JP4832020B2 (ja) * 2005-07-28 2011-12-07 ルネサスエレクトロニクス株式会社 プリエンファシス回路
US7702011B2 (en) * 2005-08-03 2010-04-20 Altera Corporation High-speed serial data receiver architecture
JP4680003B2 (ja) * 2005-08-23 2011-05-11 ルネサスエレクトロニクス株式会社 出力バッファ回路
US7639737B2 (en) * 2006-04-27 2009-12-29 Rambus Inc. Adaptive equalization using correlation of edge samples with data patterns
US7501851B2 (en) * 2006-05-26 2009-03-10 Pmc Sierra Inc. Configurable voltage mode transmitted architecture with common-mode adjustment and novel pre-emphasis

Also Published As

Publication number Publication date
CN101233732A (zh) 2008-07-30
EP1911232B1 (de) 2011-07-20
US20090179682A1 (en) 2009-07-16
US7868804B2 (en) 2011-01-11
EP1911232A1 (de) 2008-04-16
JP2009503985A (ja) 2009-01-29
WO2007013037A1 (en) 2007-02-01

Similar Documents

Publication Publication Date Title
ATE517492T1 (de) Vorverzerrungs- und rückentzerrungsschaltung.
WO2008075164A3 (en) Data carrier with see-through window and method for producing it
WO2014168939A4 (en) Systems and methods for compressing a digital signal in a digital microphone system
WO2005060655A3 (en) Deterministic jitter equalizer
ATE429698T1 (de) Bandbreitenerweiterung von bandbegrenzten tonsignalen
MX2015009171A (es) Ajuste de nivel en el dominio del tiempo para descodificacion o codificacion de señales de audio.
PH12016501896B1 (en) Low papr modulation for coverage enhancement
WO2017218621A9 (en) Media-compensated pass-through and mode-switching
ATE486418T1 (de) Verbesserung von signalen
DE502005009035D1 (de) Informationssignalverarbeitung durch modifikation in der spektral-/modulationsspektralbereichsdarstellung
WO2008105251A1 (ja) ドライバ回路
WO2006116132A3 (en) Systems and methods for reducing audio noise
WO2008090374A3 (en) Trusted computing entities
AU2003248892A1 (en) Apparatus and methods for suppression of interference
TW200735119A (en) Method for calibrating a driver and on-die termination of a synchronous memory device
FI20071018L (fi) Järjestelmät ja menetelmät äänisignaalin analysoimiseksi ja modifioimiseksi
DE602006020263D1 (de) Delegierung von usb-funktionalität
TW200741228A (en) Jitter amplifier, jitter amplifying method, electronic device, test equipment and test method
WO2009008114A1 (ja) ラジオ受信装置および同装置におけるノイズ除去方法
MXPA05009321A (es) Igualador basado en ventana deslizable de complejidad reducida.
WO2007046061A3 (en) Polar modulation apparatus and method using fm modulation
Filipan et al. A novel auditory saliency prediction model based on spectrotemporal modulations
EA201290124A1 (ru) Система и способ управления электронным устройством
DE602005019401D1 (de) Schaltungsanordnung und verfahren zum betrieb einer solchen schaltungsanordnung
KR101265055B1 (ko) 단일 신호를 차동 신호로 변환하는 단일 차동 변환 회로

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties