ATE521986T1 - Verfahren zur herstellung eines gruppe-iv- halbleitersubstrats mit zweifacher ausrichtung - Google Patents

Verfahren zur herstellung eines gruppe-iv- halbleitersubstrats mit zweifacher ausrichtung

Info

Publication number
ATE521986T1
ATE521986T1 AT09705119T AT09705119T ATE521986T1 AT E521986 T1 ATE521986 T1 AT E521986T1 AT 09705119 T AT09705119 T AT 09705119T AT 09705119 T AT09705119 T AT 09705119T AT E521986 T1 ATE521986 T1 AT E521986T1
Authority
AT
Austria
Prior art keywords
regions
lateral regions
surface layer
semiconductor substrate
group
Prior art date
Application number
AT09705119T
Other languages
English (en)
Inventor
Gregory Bidal
Fabrice Payet
Nicolas Loubet
Original Assignee
Nxp Bv
St Microelectronics Sas
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv, St Microelectronics Sas filed Critical Nxp Bv
Application granted granted Critical
Publication of ATE521986T1 publication Critical patent/ATE521986T1/de

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00—Ion implantation into wafers, substrates or parts of devices
    • H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/202—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials
    • H10P30/204—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials into Group IV semiconductors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/027—Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs
    • H10D30/0278—Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs forming single crystalline channels on wafers after forming insulating device isolations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/40—Crystalline structures
    • H10D62/405—Orientations of crystalline planes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0128—Manufacturing their channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0151—Manufacturing their isolation regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0167—Manufacturing their channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0188—Manufacturing their isolation regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00—Ion implantation into wafers, substrates or parts of devices
    • H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/208—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically inactive species
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/601—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs 

Landscapes

  • Element Separation (AREA)
  • Recrystallisation Techniques (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
AT09705119T 2008-01-28 2009-01-20 Verfahren zur herstellung eines gruppe-iv- halbleitersubstrats mit zweifacher ausrichtung ATE521986T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP08290071 2008-01-28
PCT/IB2009/050199 WO2009095813A1 (en) 2008-01-28 2009-01-20 A method for fabricating a dual-orientation group-iv semiconductor substrate

Publications (1)

Publication Number Publication Date
ATE521986T1 true ATE521986T1 (de) 2011-09-15

Family

ID=40491012

Family Applications (1)

Application Number Title Priority Date Filing Date
AT09705119T ATE521986T1 (de) 2008-01-28 2009-01-20 Verfahren zur herstellung eines gruppe-iv- halbleitersubstrats mit zweifacher ausrichtung

Country Status (5)

Country Link
US (1) US8394704B2 (de)
EP (1) EP2238615B1 (de)
CN (1) CN101933133A (de)
AT (1) ATE521986T1 (de)
WO (1) WO2009095813A1 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103383962B (zh) * 2012-05-03 2016-06-29 中国科学院微电子研究所 半导体结构及其制造方法
KR102178535B1 (ko) 2014-02-19 2020-11-13 삼성전자주식회사 반도체 소자의 제조 방법
US9490161B2 (en) 2014-04-29 2016-11-08 International Business Machines Corporation Channel SiGe devices with multiple threshold voltages on hybrid oriented substrates, and methods of manufacturing same

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4758531A (en) * 1987-10-23 1988-07-19 International Business Machines Corporation Method of making defect free silicon islands using SEG
US20050116290A1 (en) * 2003-12-02 2005-06-02 De Souza Joel P. Planar substrate with selected semiconductor crystal orientations formed by localized amorphization and recrystallization of stacked template layers
US7060585B1 (en) * 2005-02-16 2006-06-13 International Business Machines Corporation Hybrid orientation substrates by in-place bonding and amorphization/templated recrystallization
US7291539B2 (en) * 2005-06-01 2007-11-06 International Business Machines Corporation Amorphization/templated recrystallization method for hybrid orientation substrates
US20060272574A1 (en) * 2005-06-07 2006-12-07 Advanced Micro Devices, Inc. Methods for manufacturing integrated circuits
KR100655437B1 (ko) * 2005-08-09 2006-12-08 삼성전자주식회사 반도체 웨이퍼 및 그 제조방법
US20070063306A1 (en) * 2005-09-22 2007-03-22 Intel Corporation Multiple crystal orientations on the same substrate
US7696574B2 (en) * 2005-10-26 2010-04-13 International Business Machines Corporation Semiconductor substrate with multiple crystallographic orientations
US7402477B2 (en) * 2006-03-30 2008-07-22 Freescale Semiconductor, Inc. Method of making a multiple crystal orientation semiconductor device
US7396407B2 (en) * 2006-04-18 2008-07-08 International Business Machines Corporation Trench-edge-defect-free recrystallization by edge-angle-optimized solid phase epitaxy: method and applications to hybrid orientation substrates
US7439110B2 (en) * 2006-05-19 2008-10-21 International Business Machines Corporation Strained HOT (hybrid orientation technology) MOSFETs
US7608522B2 (en) * 2007-03-11 2009-10-27 United Microelectronics Corp. Method for fabricating a hybrid orientation substrate
US20080248626A1 (en) * 2007-04-05 2008-10-09 International Business Machines Corporation Shallow trench isolation self-aligned to templated recrystallization boundary
US8043947B2 (en) * 2007-11-16 2011-10-25 Texas Instruments Incorporated Method to eliminate re-crystallization border defects generated during solid phase epitaxy of a DSB substrate

Also Published As

Publication number Publication date
WO2009095813A1 (en) 2009-08-06
CN101933133A (zh) 2010-12-29
EP2238615B1 (de) 2011-08-24
EP2238615A1 (de) 2010-10-13
US20110129983A1 (en) 2011-06-02
US8394704B2 (en) 2013-03-12

Similar Documents

Publication Publication Date Title
DE602005027196D1 (de) Verfahren zur herstellung von virtuellen ge-substraten zur iii/v-integration auf si(001)
WO2010065249A3 (en) Methods of fabricating substrates
TW200801255A (en) Process for selective masking of III-N layers and for the preparation of free-standing III-N layers or of devices, and products obtained thereby
SG166717A1 (en) A method for producing a wafer comprising a silicon single crystal substrate having a front and a back side and a layer of sige deposited on the front side
WO2010099544A3 (en) Tiled substrates for deposition and epitaxial lift off processes
TW200729343A (en) Method for fabricating controlled stress silicon nitride films
WO2011009093A3 (en) A method of forming a group iii-nitride crystalline film on a patterned substrate by hydride vapor phase epitaxy (hvpe)
WO2011017339A3 (en) Methods of selectively depositing an epitaxial layer
DE602007011470D1 (de) Verfahren zur herstellung kristalliner silizium-so
EP2472566A3 (de) Vorlage, Verfahren zur Herstellung der Vorlage und Verfahren zur Herstellung einer vertikalen lichtemittierenden Halbleitervorrichtung auf Nitrid-Basis mit der Vorlage
WO2013061047A3 (en) Silicon carbide epitaxy
ATE462012T1 (de) Ezymatisches verfahren zur herstellung von 2-o- glyceryl-alpha-d-glucopyranosid
ATE537562T1 (de) Verfahren zum herstellen von multikristallinen silizium-solarzellen des n-typs
WO2009095764A8 (en) Method for growing p-type sic semiconductor single crystal and p-type sic semiconductor single crystal
WO2014144698A3 (en) Large-area, laterally-grown epitaxial semiconductor layers
DE602009000219D1 (de) Verfahren zur Bildung einer Quantentopfstruktur und Verfahren zur Herstellung eines lichtemittierenden Halbleiterelements
GB2525332A (en) Epitaxial film growth on patterned substrate
ATE484609T1 (de) Verfahren zur herstellung einer funktionsschicht
TW200943393A (en) A semiconductor wafer with a heteroepitaxial layer and a method for producing the wafer
ATE556158T1 (de) Verfahren zur herstellung eines selbsttragenden nitridhalbleitersubstrats
GB2456712A (en) Method of forming a semiconductor structure comprising a field effect transistor having a stressed channel region
WO2011044046A3 (en) Improved multichamber split processes for led manufacturing
WO2017016527A3 (zh) 一种生长在Si衬底上的GaAs薄膜及其制备方法
WO2009136718A3 (ko) 반도체 소자 및 그 제조방법
ATE521986T1 (de) Verfahren zur herstellung eines gruppe-iv- halbleitersubstrats mit zweifacher ausrichtung

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties