ATE524746T1 - System und verfahren zur verzögerungsleitungsprüfung - Google Patents

System und verfahren zur verzögerungsleitungsprüfung

Info

Publication number
ATE524746T1
ATE524746T1 AT02756865T AT02756865T ATE524746T1 AT E524746 T1 ATE524746 T1 AT E524746T1 AT 02756865 T AT02756865 T AT 02756865T AT 02756865 T AT02756865 T AT 02756865T AT E524746 T1 ATE524746 T1 AT E524746T1
Authority
AT
Austria
Prior art keywords
delay
time
test signal
delay line
successive
Prior art date
Application number
AT02756865T
Other languages
English (en)
Inventor
Fred Schleifer
John Drinkard
Christopher Dums
Original Assignee
Omron Scientific Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Omron Scientific Technologies Inc filed Critical Omron Scientific Technologies Inc
Application granted granted Critical
Publication of ATE524746T1 publication Critical patent/ATE524746T1/de

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R13/00—Arrangements for displaying electric variables or waveforms
    • G01R13/20—Cathode-ray oscilloscopes
    • G01R13/22—Circuits therefor
    • G01R13/34—Circuits for representing a single waveform by sampling, e.g. for very high frequencies
    • G01R13/345—Circuits for representing a single waveform by sampling, e.g. for very high frequencies for displaying sampled signals by using digital processors by intermediate A.D. and D.A. convertors (control circuits for CRT indicators)
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2882—Testing timing characteristics
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. by varying supply voltage
    • G01R31/3016—Delay or race condition test, e.g. race hazard test
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Nonlinear Science (AREA)
  • Measurement Of Unknown Time Intervals (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Pulse Circuits (AREA)
AT02756865T 2001-08-02 2002-07-31 System und verfahren zur verzögerungsleitungsprüfung ATE524746T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/921,396 US6587811B2 (en) 2000-11-28 2001-08-02 System and method for delay line testing
PCT/US2002/024367 WO2003012467A1 (en) 2001-08-02 2002-07-31 System and method for delay line testing

Publications (1)

Publication Number Publication Date
ATE524746T1 true ATE524746T1 (de) 2011-09-15

Family

ID=25445365

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02756865T ATE524746T1 (de) 2001-08-02 2002-07-31 System und verfahren zur verzögerungsleitungsprüfung

Country Status (5)

Country Link
US (1) US6587811B2 (de)
EP (1) EP1412768B1 (de)
AT (1) ATE524746T1 (de)
ES (1) ES2372750T3 (de)
WO (1) WO2003012467A1 (de)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2308820A1 (en) * 2000-05-15 2001-11-15 The Governors Of The University Of Alberta Wireless radio frequency technique design and method for testing of integrated circuits and wafers
US7206369B2 (en) * 2001-10-12 2007-04-17 Agere Systems Inc. Programmable feedback delay phase-locked loop for high-speed input/output timing budget management and method of operation thereof
US6809564B2 (en) * 2002-07-17 2004-10-26 Stmicroelectronics, Inc. Clock generator for an integrated circuit with a high-speed serial interface
KR100493026B1 (ko) * 2002-09-09 2005-06-07 삼성전자주식회사 전화선 모뎀을 위한 강건한 심벌 타이밍 복구 회로
US7230981B2 (en) * 2003-05-09 2007-06-12 Stmicroelectronics, Inc. Integrated data jitter generator for the testing of high-speed serial interfaces
JP4323873B2 (ja) * 2003-06-13 2009-09-02 富士通株式会社 入出力インタフェース回路
US7627790B2 (en) * 2003-08-21 2009-12-01 Credence Systems Corporation Apparatus for jitter testing an IC
JP2005184196A (ja) * 2003-12-17 2005-07-07 Seiko Epson Corp 遅延調整回路、集積回路装置、及び遅延調整方法
US7536632B2 (en) * 2004-01-10 2009-05-19 International Business Machines Corporation Method for monitoring data processing system availability
US7120840B1 (en) * 2004-02-06 2006-10-10 Credence Systems Corporation Method and system for improved ATE timing calibration at a device under test
JP4261432B2 (ja) * 2004-07-09 2009-04-30 株式会社アドバンテスト 半導体試験装置および半導体試験方法
US7328385B2 (en) * 2004-08-05 2008-02-05 Seagate Technology Llc Method and apparatus for measuring digital timing paths by setting a scan mode of sequential storage elements
JP4129010B2 (ja) * 2005-07-12 2008-07-30 富士通株式会社 遅延回路
US7934281B2 (en) * 2005-11-14 2011-05-03 Whirlpool Corporation Stain removal process control method using BPM motor feedback
US7706996B2 (en) * 2006-04-21 2010-04-27 Altera Corporation Write-side calibration for data interface
US7593831B2 (en) * 2006-08-04 2009-09-22 Agere Systems Inc. Method and apparatus for testing delay lines
US7734848B2 (en) * 2006-11-08 2010-06-08 Verigy (Singapore) Pte. Ltd. System and method for frequency offset testing
WO2008081347A1 (en) * 2007-01-05 2008-07-10 Freescale Semiconductor, Inc. Method for testing a variable digital delay line and a device having variable digital delay line testing capabilities
US7652604B2 (en) * 2007-02-28 2010-01-26 Exar Corporation Programmable analog-to-digital converter for low-power DC-DC SMPS
US7615990B1 (en) 2007-06-28 2009-11-10 Credence Systems Corporation Loadboard enhancements for automated test equipment
US7680618B2 (en) * 2007-09-28 2010-03-16 Tektronix, Inc. Random edge calibration of oversampling digital acquisition system
US8255188B2 (en) * 2007-11-07 2012-08-28 Guidetech, Inc. Fast low frequency jitter rejection methodology
US8422340B2 (en) * 2008-12-08 2013-04-16 General Electric Company Methods for determining the frequency or period of a signal
US20120106539A1 (en) * 2010-10-27 2012-05-03 International Business Machines Corporation Coordinating Communications Interface Activities in Data Communicating Devices Using Redundant Lines
JP5807065B2 (ja) * 2011-07-19 2015-11-10 株式会社メガチップス 位相比較装置およびｄｌｌ回路
US8593196B2 (en) 2011-10-14 2013-11-26 Apple Inc. Test circuit and methods for speed characterization
US9032370B2 (en) * 2011-12-29 2015-05-12 Tata Consultancy Services Limited Automated test cycle estimation system and method
US9411750B2 (en) 2012-07-30 2016-08-09 International Business Machines Corporation Efficient calibration of a low power parallel data communications channel
JP6214993B2 (ja) 2013-10-11 2017-10-18 株式会社キーエンス 光電センサ
JP6498031B2 (ja) * 2015-05-18 2019-04-10 セイコーインスツル株式会社 分周回路、分周回路の制御方法およびアナログ電子時計
US9474034B1 (en) 2015-11-30 2016-10-18 International Business Machines Corporation Power reduction in a parallel data communications interface using clock resynchronization
CN109656123B (zh) * 2018-12-24 2020-08-25 成都天奥电子股份有限公司 一种基于数学组合运算的高精度时差测量与产生方法
US12273848B2 (en) 2019-12-31 2025-04-08 Deeyook Location Technologies Ltd Interferometric location sensing
US11294024B2 (en) 2020-03-10 2022-04-05 Deeyook Location Technologies Ltd. System, apparatus, and/or method for determining a time of flight for one or more receivers and transmitters
US11228469B1 (en) * 2020-07-16 2022-01-18 Deeyook Location Technologies Ltd. Apparatus, system and method for providing locationing multipath mitigation
CN115034134B (zh) * 2022-06-06 2025-11-28 北京灵汐科技有限公司 延迟仿真方法、装置、电子设备及计算机可读介质
US12480989B2 (en) 2023-06-29 2025-11-25 Stmicroelectronics International N.V. Programmable delay testing circuit

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4868430A (en) * 1988-02-11 1989-09-19 Ncr Corporation Self-correcting digitally controlled timing circuit
TW388795B (en) 1997-12-24 2000-05-01 Via Tech Inc Auxiliary device and method for signal testing
JPH11298306A (ja) 1998-04-16 1999-10-29 Nec Corp 半導体装置および遅延設定方法

Also Published As

Publication number Publication date
EP1412768A1 (de) 2004-04-28
US6587811B2 (en) 2003-07-01
EP1412768B1 (de) 2011-09-14
ES2372750T3 (es) 2012-01-26
US20020103618A1 (en) 2002-08-01
WO2003012467A1 (en) 2003-02-13

Similar Documents

Publication Publication Date Title
ATE524746T1 (de) System und verfahren zur verzögerungsleitungsprüfung
GB2450463A (en) Fractional sampling of electrical energy
DE69635300D1 (de) Verfahren und anordnung zur analyse von signalwellenformen
ATE329345T1 (de) Verfahren und vorrichtung zur grundfrequenzermittlung
DE60322538D1 (de) Verfahren und Vorrichtung zur Kalibrierung eines Zeitverschachtelten Abtasters
DE3585034D1 (de) Verfahren zur bestimmung einer flachen echopfadverzoegerung und dieses verfahren verwendender echokompensator.
DE50310307D1 (de) Verfahren und Vorrichtung zur schnellen tomographischen Messung der elektrischen Leitfähigkeitsverteilung in einer Probe
DE60034788D1 (de) Verfahren und schaltung zur zeitlichen anpassung der steuersignale in einem speicherbaustein
DE60325482D1 (de) Verfahren zur charakterisierung von biomolekülen mittels resultat-gesteuerter strategie
TW429322B (en) Semiconductor test system
EP1990644A3 (de) Kalibriervorrichtung, Testvorrichtung und Kalibrierverfahren
ATE387031T1 (de) Verfahren und vorrichtung zur funktionsprüfung eines analog-digital-wandlers sowie analog- digital-wandler
EP1147423A4 (de) Verfahren und vorrichtung zum vorhersagen von haemostatischer funktionsstörung in patientenproben
DE60215730D1 (de) Vorrichtung und Verfahren zur Leistungsmessung in einem digitalen Signalprozessor unter Verwendung von Ablaufdaten und Simulationstechniken.
DE69732717D1 (de) Verfahren zur bestimmung der geschwindigkeit eines endgeräts, und empfänger
GB2430740A (en) System and method for tracking and quatitating chemical entites
ATE426175T1 (de) Verfahren zur standardisierung von gerinnungstesten
ATE461460T1 (de) Vorrichtung und verfahren zur bestimmung von empfängergruppenverzögerungen in einem multilaterationssystem
DK1529216T3 (da) Fremgangsmåde til diagnosticering af dissemineret sklerose
MY138823A (en) System and method for wireless signal time of arrival
DE59712670D1 (de) Verfahren zur instrumentellen Bestimmung einer sich zeitabhängig ändernden Messgrösse
DE60214409D1 (de) Verfahren und vorrichtung zur zweiphasen-grundfrequenzdetektion
TW200736623A (en) Locally in-order strobing
DE60030043D1 (de) Schnelles Verfahren zur Feststellung der Erythrozytensedimentationsrate in einer Probe antikoagulierten Blutes
EP0571783A3 (de) Verfahren zur Kalibrierung von Gassensoren in Messgeräten für die Gasanalyse, Rauchgasanalyse und/oder die Wirkungsgradermittlung an Feuerungen sowie Messgerät zur Durchführung dieses Verfahrens.

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties