ATE524832T1 - Isolierende sperrschicht für nichtflüchtige speicheranordnung - Google Patents
Isolierende sperrschicht für nichtflüchtige speicheranordnungInfo
- Publication number
- ATE524832T1 ATE524832T1 AT01204106T AT01204106T ATE524832T1 AT E524832 T1 ATE524832 T1 AT E524832T1 AT 01204106 T AT01204106 T AT 01204106T AT 01204106 T AT01204106 T AT 01204106T AT E524832 T1 ATE524832 T1 AT E524832T1
- Authority
- AT
- Austria
- Prior art keywords
- region
- insulating barrier
- dielectric
- barrier layer
- volatile memory
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
- H10D64/681—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered
- H10D64/685—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered being perpendicular to the channel plane
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/68—Floating-gate IGFETs
- H10D30/681—Floating-gate IGFETs having only two programming levels
- H10D30/683—Floating-gate IGFETs having only two programming levels programmed by tunnelling of carriers, e.g. Fowler-Nordheim tunnelling
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/68—Floating-gate IGFETs
- H10D30/681—Floating-gate IGFETs having only two programming levels
- H10D30/684—Floating-gate IGFETs having only two programming levels programmed by hot carrier injection
- H10D30/685—Floating-gate IGFETs having only two programming levels programmed by hot carrier injection from the channel
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
- H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
- H10D64/01332—Making the insulator
- H10D64/01336—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid
- H10D64/01342—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid by deposition, e.g. evaporation, ALD or laser deposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/031—Manufacture or treatment of data-storage electrodes
- H10D64/035—Manufacture or treatment of data-storage electrodes comprising conductor-insulator-conductor-insulator-semiconductor structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
- H10D64/691—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator comprising metallic compounds, e.g. metal oxides or metal silicates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
- H10D64/693—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator the insulator comprising nitrogen, e.g. nitrides, oxynitrides or nitrogen-doped materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
- H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
- H10D64/01332—Making the insulator
- H10D64/01336—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid
- H10D64/01344—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid in a nitrogen-containing ambient, e.g. N2O oxidation
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Nanotechnology (AREA)
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Theoretical Computer Science (AREA)
- Crystallography & Structural Chemistry (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US28719201P | 2001-04-27 | 2001-04-27 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE524832T1 true ATE524832T1 (de) | 2011-09-15 |
Family
ID=23101841
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT05108290T ATE524833T1 (de) | 2001-04-27 | 2001-10-19 | Isolierende sperrschicht |
| AT01204106T ATE524832T1 (de) | 2001-04-27 | 2001-10-19 | Isolierende sperrschicht für nichtflüchtige speicheranordnung |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT05108290T ATE524833T1 (de) | 2001-04-27 | 2001-10-19 | Isolierende sperrschicht |
Country Status (3)
| Country | Link |
|---|---|
| US (2) | US6784484B2 (de) |
| EP (2) | EP1253646B1 (de) |
| AT (2) | ATE524833T1 (de) |
Families Citing this family (30)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7332768B2 (en) * | 2001-04-27 | 2008-02-19 | Interuniversitair Microelektronica Centrum (Imec) | Non-volatile memory devices |
| US6563185B2 (en) * | 2001-05-21 | 2003-05-13 | The Regents Of The University Of Colorado | High speed electron tunneling device and applications |
| DE10158019C2 (de) * | 2001-11-27 | 2003-09-18 | Infineon Technologies Ag | Floatinggate-Feldeffekttransistor |
| US6645882B1 (en) | 2002-01-17 | 2003-11-11 | Advanced Micro Devices, Inc. | Preparation of composite high-K/standard-K dielectrics for semiconductor devices |
| US6586349B1 (en) | 2002-02-21 | 2003-07-01 | Advanced Micro Devices, Inc. | Integrated process for fabrication of graded composite dielectric material layers for semiconductor devices |
| US6642573B1 (en) | 2002-03-13 | 2003-11-04 | Advanced Micro Devices, Inc. | Use of high-K dielectric material in modified ONO structure for semiconductor devices |
| US6617639B1 (en) * | 2002-06-21 | 2003-09-09 | Advanced Micro Devices, Inc. | Use of high-K dielectric material for ONO and tunnel oxide to improve floating gate flash memory coupling |
| US7154779B2 (en) * | 2004-01-21 | 2006-12-26 | Sandisk Corporation | Non-volatile memory cell using high-k material inter-gate programming |
| US8264028B2 (en) * | 2005-01-03 | 2012-09-11 | Macronix International Co., Ltd. | Non-volatile memory cells, memory arrays including the same and methods of operating cells and arrays |
| US7612403B2 (en) | 2005-05-17 | 2009-11-03 | Micron Technology, Inc. | Low power non-volatile memory and gate stack |
| US7402850B2 (en) * | 2005-06-21 | 2008-07-22 | Micron Technology, Inc. | Back-side trapped non-volatile memory device |
| US7829938B2 (en) | 2005-07-14 | 2010-11-09 | Micron Technology, Inc. | High density NAND non-volatile memory device |
| EP1748472A1 (de) | 2005-07-28 | 2007-01-31 | Interuniversitair Microelektronica Centrum Vzw | Nichtflüchtiger Speichertransistor |
| EP1748473A3 (de) * | 2005-07-28 | 2009-04-01 | INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM vzw (IMEC) | Nichtflüchtiger Speichertransistor mit verteilten Ladungsspeicherstellen |
| EP1903602A3 (de) | 2005-07-28 | 2009-04-01 | Interuniversitair Microelektronica Centrum Vzw | Nichtflüchtiger Speichertransistor |
| US7629641B2 (en) * | 2005-08-31 | 2009-12-08 | Micron Technology, Inc. | Band engineered nano-crystal non-volatile memory device utilizing enhanced gate injection |
| US20070059945A1 (en) * | 2005-09-12 | 2007-03-15 | Nima Mohklesi | Atomic layer deposition with nitridation and oxidation |
| WO2007046546A1 (en) | 2005-10-20 | 2007-04-26 | Interuniversitair Micro-Elektronica Centrum Vzw | A method for fabricating a high-k dielectric layer |
| DE102005053718B8 (de) * | 2005-11-10 | 2014-04-30 | Infineon Technologies Ag | Floating-Gate-Speicherzelle und Verfahren zum Herstellen einer Floating-Gate-Speicherzelle |
| JP4907999B2 (ja) * | 2006-01-20 | 2012-04-04 | 株式会社東芝 | 半導体装置の製造方法 |
| US20100024732A1 (en) * | 2006-06-02 | 2010-02-04 | Nima Mokhlesi | Systems for Flash Heating in Atomic Layer Deposition |
| US20070281082A1 (en) * | 2006-06-02 | 2007-12-06 | Nima Mokhlesi | Flash Heating in Atomic Layer Deposition |
| US20070281105A1 (en) * | 2006-06-02 | 2007-12-06 | Nima Mokhlesi | Atomic Layer Deposition of Oxides Using Krypton as an Ion Generating Feeding Gas |
| US20070277735A1 (en) * | 2006-06-02 | 2007-12-06 | Nima Mokhlesi | Systems for Atomic Layer Deposition of Oxides Using Krypton as an Ion Generating Feeding Gas |
| KR100762390B1 (ko) | 2006-08-08 | 2007-10-02 | 세종대학교산학협력단 | 다층 절연박막 |
| JP4997872B2 (ja) * | 2006-08-22 | 2012-08-08 | ソニー株式会社 | 不揮発性半導体メモリデバイスおよびその製造方法 |
| EP2081232B1 (de) | 2007-12-27 | 2013-07-17 | Imec | Interpoly-Dielektrikumstapel mit verbesserter Immunität |
| KR101435588B1 (ko) * | 2008-06-23 | 2014-09-25 | 삼성전자주식회사 | 불휘발성 메모리 소자 및 그 제조방법 |
| EP2284870B1 (de) | 2009-08-12 | 2012-02-22 | Imec | Verfahren zur Herstellung einer nichtflüchtigen Floating-Gate-Speicherzelle |
| JP5547217B2 (ja) | 2012-01-25 | 2014-07-09 | 株式会社東芝 | 増幅回路 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4015281A (en) * | 1970-03-30 | 1977-03-29 | Hitachi, Ltd. | MIS-FETs isolated on common substrate |
| US3731163A (en) * | 1972-03-22 | 1973-05-01 | United Aircraft Corp | Low voltage charge storage memory element |
| US5583810A (en) | 1991-01-31 | 1996-12-10 | Interuniversitair Micro-Elektronica Centrum Vzw | Method for programming a semiconductor memory device |
| JPH05121764A (ja) * | 1991-10-30 | 1993-05-18 | Rohm Co Ltd | 半導体記憶装置 |
| JP3600326B2 (ja) * | 1994-09-29 | 2004-12-15 | 旺宏電子股▲ふん▼有限公司 | 不揮発性半導体メモリ装置およびその製造方法 |
| US6121654A (en) | 1997-10-10 | 2000-09-19 | The Research Foundation Of State University Of New York | Memory device having a crested tunnel barrier |
-
2001
- 2001-10-19 EP EP01204106A patent/EP1253646B1/de not_active Expired - Lifetime
- 2001-10-19 AT AT05108290T patent/ATE524833T1/de not_active IP Right Cessation
- 2001-10-19 EP EP05108290A patent/EP1605517B1/de not_active Expired - Lifetime
- 2001-10-19 AT AT01204106T patent/ATE524832T1/de not_active IP Right Cessation
-
2002
- 2002-04-25 US US10/131,923 patent/US6784484B2/en not_active Expired - Lifetime
-
2004
- 2004-06-28 US US10/880,415 patent/US7026686B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| US20020190311A1 (en) | 2002-12-19 |
| EP1253646A1 (de) | 2002-10-30 |
| US6784484B2 (en) | 2004-08-31 |
| ATE524833T1 (de) | 2011-09-15 |
| US20050017288A1 (en) | 2005-01-27 |
| US7026686B2 (en) | 2006-04-11 |
| EP1605517A2 (de) | 2005-12-14 |
| EP1605517A8 (de) | 2006-07-05 |
| EP1605517B1 (de) | 2011-09-14 |
| EP1253646B1 (de) | 2011-09-14 |
| EP1605517A3 (de) | 2006-04-26 |
| EP1605517A9 (de) | 2006-10-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE524832T1 (de) | Isolierende sperrschicht für nichtflüchtige speicheranordnung | |
| DE69734131D1 (de) | Für eine elektrolumineszierende Diode verwendete Doppelschicht-Elektroneninjektionselektrode | |
| JPH11204793A5 (de) | ||
| TW200503255A (en) | Non-volatile memory device | |
| DE69825458D1 (de) | Speicheranordnung für wafer | |
| EP1198845A4 (de) | Indirekter rückseitenkontakt für halbleiteranordnungen | |
| DE69936028D1 (de) | Nichtflüchtiger Halbleiterspeicher | |
| EP1265289A3 (de) | Elektrisch lösch- und programmierbares Speicherbauelement | |
| DE69832566D1 (de) | Halbleiterspeicher mit hierarchischer Bitleitungsstruktur aus nicht-uniformen lokalen Bitleitungen | |
| WO2003012878A1 (fr) | Dispositif semi-conducteur | |
| EP0663695A3 (de) | Elektrisch löschbarer, nichtflüchtiger, programmierbarer Halbleiterspeicher mit Wählgattern und einer niederen Kontaktlochanzahl und Herstellungsmethode. | |
| DE59913954D1 (de) | Elektrochrome Anordnung | |
| DE60041638D1 (de) | Herstellungsverfahren für halbleiterbauelement mit selbstjustierter kontaktstruktur | |
| NO990229L (no) | Halvleder-lager for sikker datalagring | |
| TW200507242A (en) | Semiconductor device | |
| DE69907997D1 (de) | Halbleiterspeicherschaltung mit Redundanz | |
| DE69909280D1 (de) | Halbleiterspeicher | |
| DE69708684D1 (de) | Trägerplatte mit biegsamer lagerung für integrierte schaltungen | |
| WO2003098632A3 (en) | Methods of fabricating magnetoresistive memory devices | |
| EP1191604A3 (de) | Halbleiterspeicheranordnung | |
| IT1314042B1 (it) | Circuito amplificatore di lettura per memorie, ad elevata capacita'di discriminazione di livelli di corrente. | |
| WO2003003472A3 (de) | Transistor-anordnung, verfahren zum betreiben einer transistor-anordnung als datenspeicher und verfahren zum herstellen einer transistor-anordnung | |
| DE69939200D1 (de) | Substratmaterialien für Oxidsupraleiter | |
| DE69905418D1 (de) | Halbleiterspeicheranordnung mit Redundanz | |
| DE69730306D1 (de) | Dateneinschreibschaltung für nichtflüchtigen Halbleiterspeicher |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |