ATE526630T1 - Verfahren und vorrichtung zur pipeline- verarbeitung von geordnete eingabe/ausgabe- transaktionen in einem cachekoharenten mehrprozessorsystem - Google Patents

Verfahren und vorrichtung zur pipeline- verarbeitung von geordnete eingabe/ausgabe- transaktionen in einem cachekoharenten mehrprozessorsystem

Info

Publication number
ATE526630T1
ATE526630T1 AT01959749T AT01959749T ATE526630T1 AT E526630 T1 ATE526630 T1 AT E526630T1 AT 01959749 T AT01959749 T AT 01959749T AT 01959749 T AT01959749 T AT 01959749T AT E526630 T1 ATE526630 T1 AT E526630T1
Authority
AT
Austria
Prior art keywords
coherent
distributed
input
memory
multiprocessor system
Prior art date
Application number
AT01959749T
Other languages
English (en)
Inventor
Kenneth Creta
Lily Looi
Akhilesh Kumar
Manoj Khare
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE526630T1 publication Critical patent/ATE526630T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G06F12/0835—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means for main memory peripheral accesses (e.g. I/O or DMA)

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
AT01959749T 2000-08-21 2001-08-14 Verfahren und vorrichtung zur pipeline- verarbeitung von geordnete eingabe/ausgabe- transaktionen in einem cachekoharenten mehrprozessorsystem ATE526630T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/643,380 US7124252B1 (en) 2000-08-21 2000-08-21 Method and apparatus for pipelining ordered input/output transactions to coherent memory in a distributed memory, cache coherent, multi-processor system
PCT/US2001/025556 WO2002017086A2 (en) 2000-08-21 2001-08-14 Method and apparatus for pipelining ordered input/output transactions in a cache coherent, multi-processor system

Publications (1)

Publication Number Publication Date
ATE526630T1 true ATE526630T1 (de) 2011-10-15

Family

ID=24580571

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01959749T ATE526630T1 (de) 2000-08-21 2001-08-14 Verfahren und vorrichtung zur pipeline- verarbeitung von geordnete eingabe/ausgabe- transaktionen in einem cachekoharenten mehrprozessorsystem

Country Status (9)

Country Link
US (1) US7124252B1 (de)
EP (1) EP1311956B1 (de)
KR (1) KR20030024895A (de)
CN (1) CN1297903C (de)
AT (1) ATE526630T1 (de)
AU (1) AU2001281273A1 (de)
HK (1) HK1052774B (de)
TW (1) TW542958B (de)
WO (1) WO2002017086A2 (de)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040022022A1 (en) * 2002-08-02 2004-02-05 Voge Brendan A. Modular system customized by system backplane
US8185602B2 (en) 2002-11-05 2012-05-22 Newisys, Inc. Transaction processing using multiple protocol engines in systems having multiple multi-processor clusters
US6922756B2 (en) * 2002-12-19 2005-07-26 Intel Corporation Forward state for use in cache coherency in a multiprocessor system
US6993540B2 (en) * 2002-12-20 2006-01-31 Intel Corporation Prefetching memory objects into a shared cache during garbage collection with a three-finger Cheney scan in a multithreaded processing environment
US7120753B2 (en) * 2004-04-20 2006-10-10 International Business Machines Corporation System and method for dynamically adjusting read ahead values based upon memory usage
US7200718B2 (en) 2004-04-26 2007-04-03 Broadband Royalty Corporation Cache memory for a scalable information distribution system
US20060179173A1 (en) * 2005-02-02 2006-08-10 Bockhaus John W Method and system for cache utilization by prefetching for multiple DMA reads
US7840752B2 (en) * 2006-10-30 2010-11-23 Microsoft Corporation Dynamic database memory management policies
US7930459B2 (en) * 2007-09-28 2011-04-19 Intel Corporation Coherent input output device
US8200905B2 (en) * 2008-08-14 2012-06-12 International Business Machines Corporation Effective prefetching with multiple processors and threads
US8688893B2 (en) 2009-06-23 2014-04-01 Intel Mobile Communications GmbH Memory device and memory interface
US8898287B2 (en) * 2010-02-24 2014-11-25 Salesforce.Com, Inc. System, method and computer program product for monitoring data activity utilizing a shared data store
CN102014163B (zh) * 2010-12-08 2013-06-05 云海创想信息技术（北京）有限公司 一种基于事务驱动的云存储测试方法及系统
US9690679B2 (en) 2011-10-31 2017-06-27 Hewlett Packard Enterprise Development Lp Transaction commitment and replication in a storage system
US9405545B2 (en) * 2011-12-30 2016-08-02 Intel Corporation Method and apparatus for cutting senior store latency using store prefetching
US20140114928A1 (en) * 2012-10-22 2014-04-24 Robert Beers Coherence protocol tables
CN106776364B (zh) * 2012-10-22 2020-07-17 英特尔公司 用于高性能互连物理层的装置、方法和系统
US8938561B2 (en) * 2013-01-10 2015-01-20 Skymedi Corporation Time-sharing buffer access system
US9569362B2 (en) * 2014-11-13 2017-02-14 Cavium, Inc. Programmable ordering and prefetch
US10013385B2 (en) 2014-11-13 2018-07-03 Cavium, Inc. Programmable validation of transaction requests
US10180796B2 (en) * 2015-10-16 2019-01-15 SK Hynix Inc. Memory system
KR102671937B1 (ko) * 2017-01-10 2024-06-05 에스케이하이닉스 주식회사 멀티 플레인을 포함하는 비휘발성 메모리 장치
US10795820B2 (en) * 2017-02-08 2020-10-06 Arm Limited Read transaction tracker lifetimes in a coherent interconnect system
EP3835959B1 (de) * 2018-08-24 2024-10-30 Huawei Technologies Co., Ltd. Verfahren und vorrichtung zum daten-prefetching
US10877895B2 (en) * 2018-08-27 2020-12-29 Qualcomm Incorporated Method, apparatus, and system for prefetching exclusive cache coherence state for store instructions
US20230185715A1 (en) * 2021-12-13 2023-06-15 Relativity Oda Llc Queue optimization via predicitve caching in cloud computing

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6049847A (en) 1996-09-16 2000-04-11 Corollary, Inc. System and method for maintaining memory coherency in a computer system having multiple system buses
US5875349A (en) 1996-12-04 1999-02-23 Intersect Technologies, Inc. Method and arrangement for allowing a computer to communicate with a data storage device
US5809536A (en) 1996-12-09 1998-09-15 Intel Corporation, Inc. Method for reducing the number of coherency cycles within a directory-based cache coherency memory system uitilizing a memory state cache
US6085263A (en) 1997-10-24 2000-07-04 Compaq Computer Corp. Method and apparatus for employing commit-signals and prefetching to maintain inter-reference ordering in a high-performance I/O processor
US6058461A (en) * 1997-12-02 2000-05-02 Advanced Micro Devices, Inc. Computer system including priorities for memory operations and allowing a higher priority memory operation to interrupt a lower priority memory operation
US5948095A (en) * 1997-12-31 1999-09-07 Intel Corporation Method and apparatus for prefetching data in a computer system
US6581129B1 (en) * 1999-10-07 2003-06-17 International Business Machines Corporation Intelligent PCI/PCI-X host bridge
US6718454B1 (en) * 2000-04-29 2004-04-06 Hewlett-Packard Development Company, L.P. Systems and methods for prefetch operations to reduce latency associated with memory access

Also Published As

Publication number Publication date
CN1470019A (zh) 2004-01-21
TW542958B (en) 2003-07-21
WO2002017086A3 (en) 2002-11-07
EP1311956B1 (de) 2011-09-28
CN1297903C (zh) 2007-01-31
KR20030024895A (ko) 2003-03-26
AU2001281273A1 (en) 2002-03-04
US7124252B1 (en) 2006-10-17
HK1052774B (en) 2012-05-18
EP1311956A2 (de) 2003-05-21
WO2002017086A2 (en) 2002-02-28
HK1052774A1 (en) 2003-09-26

Similar Documents

Publication Publication Date Title
ATE526630T1 (de) Verfahren und vorrichtung zur pipeline- verarbeitung von geordnete eingabe/ausgabe- transaktionen in einem cachekoharenten mehrprozessorsystem
KR970029103A (ko) 데이터 처리 시스템 및 데이터 처리 방법
DE68917325D1 (de) Verfahren und Vorrichtung zum Schreiben gegenseitiger verriegelter Variablen in einen integrierten Cachespeicher.
BR9814844A (pt) "sistema e processo para prover arbitragem especulativa para transferência de dados"
KR970012167A (ko) 데이터 프리페치 방법, 캐시 라인 프리페치 방법 및 시스템
DE69228380D1 (de) Verfahren zur erhöhung der datenverarbeitungsgeschwindigkeit in einem rechnersystem
GB2358941A (en) Processing ordered data requests to a memory
EP1343076A3 (de) Integrierter Schaltkreis mit mehreren Funktionen und gemeinsamer Verwendung von mehreren internen Signalbussen entsprechend einem verteilten Buszugriff und einer Steuerarbitration
EP0380846A3 (de) Verfahren und Vorrichtung zur Auflösung von einer variablen Anzahl von möglichen Speicherzugriffskonflikten in einem Pipeline-Rechnersystem
EP0738962A3 (de) Verarbeitungseinheit mit aggressiver spekulativer Vorausladung von Befehlen und Daten
TW200602864A (en) Method and apparatus for prefetching data from a data structure
ATE259081T1 (de) Mehrprozessorsystem prüfungsschaltung
DE60042332D1 (de) Mechanismus zur umordnung von transaktionen in rechnersystemen mit snoopbasierten cachespeicherkohärenz-protokollen
WO2008144179A8 (en) Method and apparatus for cache transactions in a data processing system
KR970016969A (ko) 데이터 프리페치 방법 및 프로세싱 시스템
TW200512650A (en) Store-induced instruction coherency mechanism
KR20230054447A (ko) 경합 시 원자 메모리 동작을 실행하는 방법
ATE493704T1 (de) Verfahren und vorrichtung zur verwendung eines hilfsrechners zur befehlsvorausholung für einen hauptprozessor
EP1220091A3 (de) Schaltungsanordnung und Verfahren zur Befehlskompression und -Verteilung in VLIW-Prozessoren
ATE415664T1 (de) System und verfahren für einen speicher mit kombiniertem leitungs- und wortzugang
Milenkovic Achieving high performance in bus-based shared-memory multiprocessors
EP1376348A3 (de) Verfahren und Vorrichtung zur Erzeugung eines Lademoduls
EP1055998A3 (de) Verminderung der Anzahl von ausgegebenen Befehlen in einem Mikroprozessor
DE50212985D1 (de) Verfahren und System zum Verarbeiten von Konfigurationsdaten
Kerr et al. Gpu vsipl: High-performance vsipl implementation for gpus

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties