ATE534081T1 - Peripher gelieferte adressierung in einem einfachen dma - Google Patents

Peripher gelieferte adressierung in einem einfachen dma

Info

Publication number
ATE534081T1
ATE534081T1 AT07813273T AT07813273T ATE534081T1 AT E534081 T1 ATE534081 T1 AT E534081T1 AT 07813273 T AT07813273 T AT 07813273T AT 07813273 T AT07813273 T AT 07813273T AT E534081 T1 ATE534081 T1 AT E534081T1
Authority
AT
Austria
Prior art keywords
memory access
direct memory
access controller
simple dma
peripheral addressing
Prior art date
Application number
AT07813273T
Other languages
English (en)
Inventor
Steven Dawson
Brian Boles
Original Assignee
Microchip Tech Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Microchip Tech Inc filed Critical Microchip Tech Inc
Application granted granted Critical
Publication of ATE534081T1 publication Critical patent/ATE534081T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
AT07813273T 2006-07-25 2007-07-24 Peripher gelieferte adressierung in einem einfachen dma ATE534081T1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US82033006P 2006-07-25 2006-07-25
US11/736,348 US7650440B2 (en) 2006-07-25 2007-04-17 Peripheral supplied addressing in a simple DMA module
PCT/US2007/074194 WO2008014244A2 (en) 2006-07-25 2007-07-24 Peripheral supplied addressing in a simple dma

Publications (1)

Publication Number Publication Date
ATE534081T1 true ATE534081T1 (de) 2011-12-15

Family

ID=38894015

Family Applications (1)

Application Number Title Priority Date Filing Date
AT07813273T ATE534081T1 (de) 2006-07-25 2007-07-24 Peripher gelieferte adressierung in einem einfachen dma

Country Status (5)

Country Link
US (1) US7650440B2 (de)
EP (1) EP2089804B1 (de)
CN (1) CN101506784B (de)
AT (1) ATE534081T1 (de)
WO (1) WO2008014244A2 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100959136B1 (ko) * 2008-07-16 2010-05-25 한국전자통신연구원 직접 메모리 접근 제어기 및 직접 메모리 접근 채널의데이터 전송 방법
US9734118B2 (en) * 2013-10-16 2017-08-15 The Regents Of The University Of California Serial bus interface to enable high-performance and energy-efficient data logging
NZ718449A (en) * 2014-09-09 2017-10-27 Endace Tech Limited Pluggable time signal adapter modules for selecting a time reference interface
US10983936B2 (en) 2019-02-27 2021-04-20 Microchip Technology Incorporated Programmable arbitrary sequence direct memory access controller for configuring multiple core independent peripherals

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5056010A (en) 1989-10-30 1991-10-08 Industrial Technology Research Institute Pointer based DMA controller
DE69125924T2 (de) * 1991-01-14 1997-11-20 Philips Electronics Nv Lokales Kommunikationssystem und Rahmenbilder einschliesslich eines programmierbaren Adressgenerators
US5712999A (en) * 1993-11-30 1998-01-27 Texas Instruments Address generator employing selective merge of two independent addresses
US5758188A (en) * 1995-11-21 1998-05-26 Quantum Corporation Synchronous DMA burst transfer protocol having the peripheral device toggle the strobe signal such that data is latched using both edges of the strobe signal
US6189082B1 (en) 1999-01-29 2001-02-13 Neomagic Corp. Burst access of registers at non-consecutive addresses using a mapping control word
US6769055B1 (en) * 1999-03-08 2004-07-27 Advanced Micro Devices, Inc. Two-part memory address generator
JP3446653B2 (ja) * 1999-03-26 2003-09-16 日本電気株式会社 データ転送装置
JP4749657B2 (ja) * 2003-03-20 2011-08-17 パナソニック株式会社 Ｄｍａ制御装置
US7433356B2 (en) * 2004-05-13 2008-10-07 International Business Machines Corporation Methods and apparatus for creating addresses

Also Published As

Publication number Publication date
WO2008014244A3 (en) 2008-04-10
CN101506784A (zh) 2009-08-12
CN101506784B (zh) 2016-04-06
US7650440B2 (en) 2010-01-19
EP2089804B1 (de) 2011-11-16
US20080028110A1 (en) 2008-01-31
EP2089804A2 (de) 2009-08-19
WO2008014244A2 (en) 2008-01-31

Similar Documents

Publication Publication Date Title
TW201714092A (en) Method for managing a memory apparatus, and associated memory apparatus thereof
DE602004022459D1 (de) Tragbare datenspeichereinrichtung mit einer speicheradressen-abbildungstabelle
DE602007005717D1 (de) Halbleiterspeicher und Steuerungsverfahren für den Auffrischungszyklus
EP2480985A4 (de) Vereinheitlichte adressierung und instruktionen für den zugriff auf parallele speicherräume
ATE501159T1 (de) 1-(d-glykopyranosyl)-3-(4- cyclopropylphenylmethyl)-4-halogenindolderivate und deren verwendung als sglt-inhibitoren
PT2084597T (pt) Criação de dados num banco de dados usando uma ontologia dinâmica
WO2008051350A3 (en) Mapping primary operations sequences of an algorithm in ram
GB2485732A (en) Container marker scheme for reducing write amplification in solid state devices
TW200707190A (en) Partial page scheme for memory technologies
ATE528763T1 (de) System und verfahren zur verringerung des dynamischen ram-energieverbrauchs durch verwenden von gültigen datenmarkern
WO2012082416A3 (en) Cpu in memory cache architecture
WO2014105705A3 (en) Flash memory using virtual physical addresses
DE112007003769A5 (de) Karteninformations-Verarbeitungsvorrichtung
TWI365375B (en) Storage controller which writes retrived data directly to a memory,method and system of processing read request with the storage controller
TWI372981B (en) Computer readable media for dynamic fragment mapping
GB0622982D0 (en) Flash memory device and word line enable method thereof
DE602004010399D1 (de) Neuadressierbare virtuelle dma-steuer und statusregister
WO2012100730A3 (zh) 数据安全擦除方法及装置
ATE491181T1 (de) Konfigurierbarer cache für einen mikroprozessor
ATE512441T1 (de) Bereitstellung von energiereduktion bei der datenspeicherung in einem speicher
IL188271A0 (en) Preventing multiple translation lookaside buffer accesses for a same page in memory
GB2430776B (en) System and method of accessing non-volatile computer memory
EP1934700A4 (de) Datenbank-heap-verwaltungssystem mit variabler page-grösse und festanweisungssatz-adressenauflösung
EP2790108A3 (de) Informationsverarbeitungsvorrichtung, Speichersteuerungsvorrichtung, Datenübertragungssteuerungsverfahren, und Datenübertragungssteuerprogramm
WO2010093661A3 (en) Microcontroller with special banking instructions