ATE535865T1 - Halbleiterspeichervorrichtung und steuerungsverfahren dafür - Google Patents
Halbleiterspeichervorrichtung und steuerungsverfahren dafürInfo
- Publication number
- ATE535865T1 ATE535865T1 AT08834693T AT08834693T ATE535865T1 AT E535865 T1 ATE535865 T1 AT E535865T1 AT 08834693 T AT08834693 T AT 08834693T AT 08834693 T AT08834693 T AT 08834693T AT E535865 T1 ATE535865 T1 AT E535865T1
- Authority
- AT
- Austria
- Prior art keywords
- data items
- memory device
- semiconductor memory
- rows
- columns
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1068—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices in sector programmable memories, e.g. flash disk
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Read Only Memory (AREA)
- Error Detection And Correction (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007249509A JP4538034B2 (ja) | 2007-09-26 | 2007-09-26 | 半導体記憶装置、及びその制御方法 |
| PCT/JP2008/063345 WO2009041153A1 (en) | 2007-09-26 | 2008-07-17 | Semiconductor memory device and its control method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE535865T1 true ATE535865T1 (de) | 2011-12-15 |
Family
ID=40027222
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT08834693T ATE535865T1 (de) | 2007-09-26 | 2008-07-17 | Halbleiterspeichervorrichtung und steuerungsverfahren dafür |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US7900117B2 (de) |
| EP (1) | EP2203819B1 (de) |
| JP (1) | JP4538034B2 (de) |
| KR (1) | KR100996770B1 (de) |
| CN (1) | CN101622604B (de) |
| AT (1) | ATE535865T1 (de) |
| TW (1) | TWI406289B (de) |
| WO (1) | WO2009041153A1 (de) |
Families Citing this family (54)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4564520B2 (ja) | 2007-08-31 | 2010-10-20 | 株式会社東芝 | 半導体記憶装置およびその制御方法 |
| JP4461170B2 (ja) | 2007-12-28 | 2010-05-12 | 株式会社東芝 | メモリシステム |
| JP4489127B2 (ja) * | 2008-02-29 | 2010-06-23 | 株式会社東芝 | 半導体記憶装置 |
| JP5166074B2 (ja) * | 2008-02-29 | 2013-03-21 | 株式会社東芝 | 半導体記憶装置、その制御方法、および誤り訂正システム |
| JP4439569B2 (ja) * | 2008-04-24 | 2010-03-24 | 株式会社東芝 | メモリシステム |
| JP4551958B2 (ja) * | 2008-12-22 | 2010-09-29 | 株式会社東芝 | 半導体記憶装置および半導体記憶装置の制御方法 |
| JP5317690B2 (ja) | 2008-12-27 | 2013-10-16 | 株式会社東芝 | メモリシステム |
| JP5221332B2 (ja) | 2008-12-27 | 2013-06-26 | 株式会社東芝 | メモリシステム |
| JP5268710B2 (ja) * | 2009-02-27 | 2013-08-21 | 株式会社東芝 | 半導体記憶装置 |
| JP2010204828A (ja) * | 2009-03-02 | 2010-09-16 | Renesas Electronics Corp | データ保護回路及び方法、並びにデータ処理装置 |
| JP5540969B2 (ja) * | 2009-09-11 | 2014-07-02 | ソニー株式会社 | 不揮発性メモリ装置、メモリコントローラ、およびメモリシステム |
| JP5670687B2 (ja) * | 2010-09-24 | 2015-02-18 | 株式会社テララコード研究所 | データ管理システム、rfidタグ及びタグリーダ/ライタ |
| EP2790132A3 (de) * | 2009-09-24 | 2014-10-29 | Terrara Code Research Institute, Inc. | RFID-Etikett |
| JP5066209B2 (ja) | 2010-03-18 | 2012-11-07 | 株式会社東芝 | コントローラ、データ記憶装置、及びプログラム |
| JP2011198272A (ja) * | 2010-03-23 | 2011-10-06 | Toshiba Corp | 半導体記憶装置および半導体記憶装置の制御方法 |
| JP5017407B2 (ja) | 2010-03-24 | 2012-09-05 | 株式会社東芝 | 半導体記憶装置 |
| JP4772909B1 (ja) * | 2010-03-30 | 2011-09-14 | 株式会社東芝 | 情報処理装置および情報処理方法 |
| CN101840377A (zh) * | 2010-05-13 | 2010-09-22 | 上海交通大学 | 基于rs纠删码的数据存储方法 |
| US8489979B2 (en) * | 2010-05-28 | 2013-07-16 | Seagate Technology Llc | Methods and devices to reduce outer code failure rate variability |
| US8572457B2 (en) * | 2010-05-28 | 2013-10-29 | Seagate Technology Llc | Outer code protection for solid state memory devices |
| JP5279785B2 (ja) | 2010-09-17 | 2013-09-04 | 株式会社東芝 | コントローラ、記憶装置、およびプログラム |
| JP5039193B2 (ja) | 2010-09-22 | 2012-10-03 | 株式会社東芝 | 半導体記憶装置および制御方法 |
| JP2013542533A (ja) * | 2010-10-27 | 2013-11-21 | エルエスアイ コーポレーション | フラッシュメモリベースのデータ記憶のための順応ecc技術 |
| KR101212759B1 (ko) | 2010-10-29 | 2012-12-14 | 에스케이하이닉스 주식회사 | 데이터 오류 검사 기능을 이용한 데이터 전송 방법, 데이터 오류 검사 기능을 이용한 반도체 메모리 및 메모리 시스템 |
| JP2012137994A (ja) | 2010-12-27 | 2012-07-19 | Toshiba Corp | メモリシステムおよびその制御方法 |
| US8484542B2 (en) * | 2011-02-08 | 2013-07-09 | Sandisk Technologies Inc. | Data recovery using additional error correction coding data |
| JP5269932B2 (ja) | 2011-03-01 | 2013-08-21 | 株式会社東芝 | コントローラ、データ記憶装置およびプログラム |
| JP2011210277A (ja) * | 2011-06-20 | 2011-10-20 | Toshiba Corp | 情報処理装置および情報処理方法 |
| JP2013029882A (ja) | 2011-07-26 | 2013-02-07 | Toshiba Corp | メモリコントローラ、半導体記憶装置および復号方法 |
| WO2013044005A1 (en) | 2011-09-22 | 2013-03-28 | Violin Memory, Inc. | System and method for correcting errors in data using a compound code |
| US8645789B2 (en) | 2011-12-22 | 2014-02-04 | Sandisk Technologies Inc. | Multi-phase ECC encoding using algebraic codes |
| US8719677B2 (en) | 2011-12-22 | 2014-05-06 | Sandisk Technologies Inc. | Using ECC encoding to verify an ECC decode operation |
| US8996950B2 (en) | 2012-02-23 | 2015-03-31 | Sandisk Technologies Inc. | Erasure correction using single error detection parity |
| JP5674700B2 (ja) | 2012-03-22 | 2015-02-25 | 株式会社東芝 | 符号化装置および符号化装置の制御方法、ならびに、記憶装置 |
| JP2013205853A (ja) * | 2012-03-27 | 2013-10-07 | Nec Corp | フラッシュメモリディスク装置、フラッシュメモリディスク装置におけるデータ記憶制御方法およびプログラム |
| US9424126B2 (en) | 2013-09-03 | 2016-08-23 | Kabushiki Kaisha Toshiba | Memory controller |
| US9389957B2 (en) | 2013-09-03 | 2016-07-12 | Kabushiki Kaisha Toshiba | Memory controller, memory system, and memory control method |
| EP3653060B1 (de) | 2015-01-16 | 2024-05-01 | Cocoterra Company | Schokoladenverarbeitungssystem und -verfahren |
| CN106817192B (zh) * | 2015-11-30 | 2020-08-14 | 华为技术有限公司 | 一种错误估计的方法、基站及终端 |
| CN111902804B (zh) | 2018-06-25 | 2024-03-01 | 阿里巴巴集团控股有限公司 | 用于管理存储设备的资源并量化i/o请求成本的系统和方法 |
| US11216333B2 (en) * | 2018-10-16 | 2022-01-04 | Micron Technology, Inc. | Methods and devices for error correction |
| US11061735B2 (en) | 2019-01-02 | 2021-07-13 | Alibaba Group Holding Limited | System and method for offloading computation to storage nodes in distributed system |
| US11470853B2 (en) | 2019-03-15 | 2022-10-18 | CocoTerra Company | Interface and application for designing a chocolate-making experience |
| US11169873B2 (en) * | 2019-05-21 | 2021-11-09 | Alibaba Group Holding Limited | Method and system for extending lifespan and enhancing throughput in a high-density solid state drive |
| US11617282B2 (en) | 2019-10-01 | 2023-03-28 | Alibaba Group Holding Limited | System and method for reshaping power budget of cabinet to facilitate improved deployment density of servers |
| US11507499B2 (en) | 2020-05-19 | 2022-11-22 | Alibaba Group Holding Limited | System and method for facilitating mitigation of read/write amplification in data compression |
| US11556277B2 (en) | 2020-05-19 | 2023-01-17 | Alibaba Group Holding Limited | System and method for facilitating improved performance in ordering key-value storage with input/output stack simplification |
| JP7438859B2 (ja) * | 2020-06-17 | 2024-02-27 | キオクシア株式会社 | メモリシステムおよび方法 |
| US11438015B2 (en) * | 2020-07-10 | 2022-09-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Two-level error correcting code with sharing of check-bits |
| US11487465B2 (en) | 2020-12-11 | 2022-11-01 | Alibaba Group Holding Limited | Method and system for a local storage engine collaborating with a solid state drive controller |
| US11734115B2 (en) | 2020-12-28 | 2023-08-22 | Alibaba Group Holding Limited | Method and system for facilitating write latency reduction in a queue depth of one scenario |
| US11726699B2 (en) | 2021-03-30 | 2023-08-15 | Alibaba Singapore Holding Private Limited | Method and system for facilitating multi-stream sequential read performance improvement with reduced read amplification |
| US11847021B2 (en) | 2022-02-25 | 2023-12-19 | Macronix International Co., Ltd. | Memory block, memory device for error correction operation and method thereof |
| TWI812034B (zh) * | 2022-02-25 | 2023-08-11 | 旺宏電子股份有限公司 | 記憶體裝置及其操作方法 |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CA1264091A (en) * | 1986-01-10 | 1989-12-27 | Yoichiro Sako | Generator for error correcting code and decoder for the code |
| JP2696212B2 (ja) | 1987-05-06 | 1998-01-14 | セイコーエプソン株式会社 | 誤り訂正装置 |
| DE69325415T2 (de) * | 1992-05-18 | 1999-11-25 | Canon K.K., Tokio/Tokyo | Datenverarbeitungsvorrichtung |
| JP3328093B2 (ja) * | 1994-07-12 | 2002-09-24 | 三菱電機株式会社 | エラー訂正装置 |
| US5996105A (en) | 1997-11-14 | 1999-11-30 | Cirrus Logic, Inc. | ECC system employing a data buffer for storing codeword data and a syndrome buffer for storing error syndromes |
| JP2000181807A (ja) * | 1998-12-16 | 2000-06-30 | Murata Mach Ltd | 記録媒体のデータ検査方法及び装置 |
| JP2000269824A (ja) * | 1999-01-12 | 2000-09-29 | Matsushita Electric Ind Co Ltd | データ符号化装置及びデータ復号化装置 |
| CN1436308A (zh) * | 2000-06-22 | 2003-08-13 | 密克罗奇普技术公司 | 用内嵌的循环冗余校验校验eeprom数据的方法 |
| JP2002367296A (ja) * | 2001-06-05 | 2002-12-20 | Matsushita Electric Ind Co Ltd | ディスク媒体の誤り訂正符号化方法、誤り訂正符号化回路、ディスク媒体、誤り訂正方法、および誤り訂正回路 |
| JP3981268B2 (ja) * | 2001-12-28 | 2007-09-26 | 日本電産サンキョー株式会社 | 不揮発性メモリ及びそのデータ更新方法 |
| JP2004206798A (ja) * | 2002-12-25 | 2004-07-22 | Ricoh Co Ltd | 光ディスク装置のエンコードデータ符号回路 |
| JP2005216437A (ja) * | 2004-01-30 | 2005-08-11 | Matsushita Electric Ind Co Ltd | 誤り訂正機能付き半導体記憶装置およびその誤り訂正方法 |
| CN1942864A (zh) * | 2004-04-14 | 2007-04-04 | 皇家飞利浦电子股份有限公司 | 校正数据存储器中错误的数据处理设备 |
| JP4660353B2 (ja) * | 2005-11-01 | 2011-03-30 | 株式会社東芝 | 記憶媒体再生装置 |
| JP4575288B2 (ja) * | 2005-12-05 | 2010-11-04 | 株式会社東芝 | 記憶媒体、記憶媒体再生装置、記憶媒体再生方法および記憶媒体再生プログラム |
| JP4564520B2 (ja) * | 2007-08-31 | 2010-10-20 | 株式会社東芝 | 半導体記憶装置およびその制御方法 |
-
2007
- 2007-09-26 JP JP2007249509A patent/JP4538034B2/ja not_active Expired - Fee Related
-
2008
- 2008-07-17 EP EP08834693A patent/EP2203819B1/de not_active Not-in-force
- 2008-07-17 CN CN200880006724XA patent/CN101622604B/zh not_active Expired - Fee Related
- 2008-07-17 AT AT08834693T patent/ATE535865T1/de active
- 2008-07-17 WO PCT/JP2008/063345 patent/WO2009041153A1/en not_active Ceased
- 2008-07-17 KR KR1020097018151A patent/KR100996770B1/ko not_active Expired - Fee Related
- 2008-07-23 TW TW097127966A patent/TWI406289B/zh not_active IP Right Cessation
-
2009
- 2009-03-10 US US12/400,863 patent/US7900117B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| KR20090115188A (ko) | 2009-11-04 |
| EP2203819B1 (de) | 2011-11-30 |
| CN101622604B (zh) | 2012-05-30 |
| JP2009080651A (ja) | 2009-04-16 |
| US7900117B2 (en) | 2011-03-01 |
| KR100996770B1 (ko) | 2010-11-25 |
| US20090177944A1 (en) | 2009-07-09 |
| TWI406289B (zh) | 2013-08-21 |
| WO2009041153A1 (en) | 2009-04-02 |
| CN101622604A (zh) | 2010-01-06 |
| TW200917265A (en) | 2009-04-16 |
| JP4538034B2 (ja) | 2010-09-08 |
| EP2203819A1 (de) | 2010-07-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CY1124205T1 (el) | Μεθοδος και διαταξη για εγκωδικευση και αποκωδικευση σε συστημα επικοινωνιας που χρησιμοποιει κωδικες εξελεγχου ισοτιμιας χαμηλης πυκνοτητας | |
| SG10201900023RA (en) | Semiconductor Memory Devices, Memory Systems And Methods Of Operating Semiconductor Memory Devices | |
| GB201203496D0 (en) | Read-detection in solid-state storage devices | |
| WO2008133087A1 (ja) | 半導体記憶装置及びその動作方法 | |
| ATE492072T1 (de) | Fehlerschutz für gruppen von datenwörtern | |
| WO2009139574A3 (en) | Memory device and method of managing memory data error | |
| WO2013085670A3 (en) | Enhanced error correction in memory devices | |
| RU2014147733A (ru) | Избыточные биты физически неклонируемой функции | |
| TW201612906A (en) | Apparatuses and methods for parity determination using sensing circuitry | |
| GB2510762A (en) | A method and device to distribute code and data stores between volatile memory and non-volatile memory | |
| EP2248028A4 (de) | Halbleiterspeicheranordnung, verfahren zu ihrer steuerung und fehlerkorrektursystem | |
| EA201070627A1 (ru) | Устройство обработки данных и способ обработки данных | |
| TW200638423A (en) | Nonvolatile ferroelectric memory device including failed cell correcting circuit | |
| WO2009039336A3 (en) | Generating a parallel recovery plan for a data storage system | |
| TW201614669A (en) | Error processing method, memory storage device and memory controlling circuit unit | |
| JP2014525634A5 (de) | ||
| WO2009070406A3 (en) | Method and apparatus for reading data from flash memory | |
| WO2011082070A3 (en) | Error correction in a stacked memory | |
| WO2011150177A8 (en) | Methods and devices to reduce outer code failure rate variability | |
| WO2010019373A3 (en) | Memory devices and methods of storing data on a memory device | |
| ATE504920T1 (de) | Systeme, verfahren und vorrichtungen zur verwendung desselben speichertyps zur unterstützung eines fehlerprüfungsmodus und nicht-fehlerprüfungsmodus | |
| EP2770507A3 (de) | Speicherschaltungen, Verfahren zum Zugreifen auf einen Speicher und Verfahren zum Reparieren eines Speichers | |
| GB2512786A (en) | Memory module buffer data storage | |
| GB2488462A (en) | Data management in solid state storage systems | |
| TWI265526B (en) | Semiconductor memory device and arrangement method thereof |