ATE554443T1 - Anweisungsgesteuerte datenverarbeitungseinrichtung und -verfahren - Google Patents
Anweisungsgesteuerte datenverarbeitungseinrichtung und -verfahrenInfo
- Publication number
- ATE554443T1 ATE554443T1 AT04744376T AT04744376T ATE554443T1 AT E554443 T1 ATE554443 T1 AT E554443T1 AT 04744376 T AT04744376 T AT 04744376T AT 04744376 T AT04744376 T AT 04744376T AT E554443 T1 ATE554443 T1 AT E554443T1
- Authority
- AT
- Austria
- Prior art keywords
- instruction
- type
- instructions
- cycle
- execution
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
- G06F9/3826—Bypassing or forwarding of data results, e.g. locally between pipeline stages or within a pipeline stage
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3243—Power saving in microcontroller unit
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3853—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution of compound instructions
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
- G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
- Power Sources (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP03101877 | 2003-06-25 | ||
| PCT/IB2004/050964 WO2004114128A2 (en) | 2003-06-25 | 2004-06-22 | Instruction controlled data processing device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE554443T1 true ATE554443T1 (de) | 2012-05-15 |
Family
ID=33522407
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT04744376T ATE554443T1 (de) | 2003-06-25 | 2004-06-22 | Anweisungsgesteuerte datenverarbeitungseinrichtung und -verfahren |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US7861062B2 (de) |
| EP (1) | EP1658559B1 (de) |
| JP (1) | JP2007519052A (de) |
| CN (1) | CN1809810B (de) |
| AT (1) | ATE554443T1 (de) |
| WO (1) | WO2004114128A2 (de) |
Families Citing this family (48)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE19651075A1 (de) | 1996-12-09 | 1998-06-10 | Pact Inf Tech Gmbh | Einheit zur Verarbeitung von numerischen und logischen Operationen, zum Einsatz in Prozessoren (CPU's), Mehrrechnersystemen, Datenflußprozessoren (DFP's), digitalen Signal Prozessoren (DSP's) oder dergleichen |
| US6542998B1 (en) | 1997-02-08 | 2003-04-01 | Pact Gmbh | Method of self-synchronization of configurable elements of a programmable module |
| US8058899B2 (en) | 2000-10-06 | 2011-11-15 | Martin Vorbach | Logic cell array and bus system |
| US7595659B2 (en) | 2000-10-09 | 2009-09-29 | Pact Xpp Technologies Ag | Logic cell array and bus system |
| US9037807B2 (en) | 2001-03-05 | 2015-05-19 | Pact Xpp Technologies Ag | Processor arrangement on a chip including data processing, memory, and interface elements |
| US7444531B2 (en) | 2001-03-05 | 2008-10-28 | Pact Xpp Technologies Ag | Methods and devices for treating and processing data |
| US7996827B2 (en) | 2001-08-16 | 2011-08-09 | Martin Vorbach | Method for the translation of programs for reconfigurable architectures |
| US7434191B2 (en) | 2001-09-03 | 2008-10-07 | Pact Xpp Technologies Ag | Router |
| US7577822B2 (en) | 2001-12-14 | 2009-08-18 | Pact Xpp Technologies Ag | Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization |
| US8914590B2 (en) | 2002-08-07 | 2014-12-16 | Pact Xpp Technologies Ag | Data processing method and device |
| US7394284B2 (en) | 2002-09-06 | 2008-07-01 | Pact Xpp Technologies Ag | Reconfigurable sequencer structure |
| US7903560B2 (en) * | 2004-12-30 | 2011-03-08 | Intel Corporation | Correlation technique for determining relative times of arrival/departure of core input/output packets within a multiple link-based computing system |
| US20060155843A1 (en) * | 2004-12-30 | 2006-07-13 | Glass Richard J | Information transportation scheme from high functionality probe to logic analyzer |
| JP2008530642A (ja) | 2005-02-07 | 2008-08-07 | ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト | 低レイテンシーの大量並列データ処理装置 |
| US7668193B2 (en) | 2005-09-02 | 2010-02-23 | Stmicroelectronics S.R.L. | Data processor unit for high-throughput wireless communications |
| CN103646009B (zh) | 2006-04-12 | 2016-08-17 | 索夫特机械公司 | 对载明并行和依赖运算的指令矩阵进行处理的装置和方法 |
| EP2527972A3 (de) | 2006-11-14 | 2014-08-06 | Soft Machines, Inc. | Vorrichtung und Verfahren zum Verarbeiten von komplexen Anweisungsformaten in einer Multi-Thread-Architektur, die verschiedene Kontextschaltungsmodi und Visualisierungsschemen unterstützt |
| US7818550B2 (en) * | 2007-07-23 | 2010-10-19 | International Business Machines Corporation | Method and apparatus for dynamically fusing instructions at execution time in a processor of an information handling system |
| JP2009048264A (ja) * | 2007-08-14 | 2009-03-05 | Oki Electric Ind Co Ltd | 半導体集積回路装置 |
| WO2010043401A2 (en) | 2008-10-15 | 2010-04-22 | Martin Vorbach | Data processing device |
| EP3156896B1 (de) | 2010-09-17 | 2020-04-08 | Soft Machines, Inc. | Mehrfach verzweigte einzelzyklusvorhersage mit einem latenten cache für frühe und entfernte verzweigungsvorhersage |
| EP2689327B1 (de) | 2011-03-25 | 2021-07-28 | Intel Corporation | Ausführung von befehlsfolgen-codeblocks mittels durch partitionierbare engines realisierter virtueller kerne |
| TWI518504B (zh) | 2011-03-25 | 2016-01-21 | 軟體機器公司 | 使用可分割引擎實體化的虛擬核心以支援程式碼區塊執行的暫存器檔案節段 |
| KR101636602B1 (ko) | 2011-03-25 | 2016-07-05 | 소프트 머신즈, 인크. | 분할가능한 엔진에 의해 인스턴스화된 가상 코어를 이용한 코드 블록의 실행을 지원하는 메모리 프래그먼트 |
| US9940134B2 (en) | 2011-05-20 | 2018-04-10 | Intel Corporation | Decentralized allocation of resources and interconnect structures to support the execution of instruction sequences by a plurality of engines |
| KR101639854B1 (ko) | 2011-05-20 | 2016-07-14 | 소프트 머신즈, 인크. | 복수의 엔진에 의해 명령어 시퀀스들의 실행을 지원하기 위한 상호접속 구조 |
| WO2013077875A1 (en) | 2011-11-22 | 2013-05-30 | Soft Machines, Inc. | An accelerated code optimizer for a multiengine microprocessor |
| CN108427574B (zh) | 2011-11-22 | 2022-06-07 | 英特尔公司 | 微处理器加速的代码优化器 |
| JP2014164659A (ja) * | 2013-02-27 | 2014-09-08 | Renesas Electronics Corp | プロセッサ |
| EP2775395B1 (de) * | 2013-03-07 | 2020-11-25 | Nxp B.V. | Integrierte Schaltung, elektronische Vorrichtung und Anweisungsplanungsverfahren |
| US9891924B2 (en) | 2013-03-15 | 2018-02-13 | Intel Corporation | Method for implementing a reduced size register view data structure in a microprocessor |
| US10140138B2 (en) | 2013-03-15 | 2018-11-27 | Intel Corporation | Methods, systems and apparatus for supporting wide and efficient front-end operation with guest-architecture emulation |
| WO2014151018A1 (en) | 2013-03-15 | 2014-09-25 | Soft Machines, Inc. | A method for executing multithreaded instructions grouped onto blocks |
| US9904625B2 (en) | 2013-03-15 | 2018-02-27 | Intel Corporation | Methods, systems and apparatus for predicting the way of a set associative cache |
| WO2014150806A1 (en) | 2013-03-15 | 2014-09-25 | Soft Machines, Inc. | A method for populating register view data structure by using register template snapshots |
| CN105247484B (zh) | 2013-03-15 | 2021-02-23 | 英特尔公司 | 利用本地分布式标志体系架构来仿真访客集中式标志体系架构的方法 |
| US9886279B2 (en) | 2013-03-15 | 2018-02-06 | Intel Corporation | Method for populating and instruction view data structure by using register template snapshots |
| US9569216B2 (en) | 2013-03-15 | 2017-02-14 | Soft Machines, Inc. | Method for populating a source view data structure by using register template snapshots |
| WO2014150991A1 (en) | 2013-03-15 | 2014-09-25 | Soft Machines, Inc. | A method for implementing a reduced size register view data structure in a microprocessor |
| US9811342B2 (en) | 2013-03-15 | 2017-11-07 | Intel Corporation | Method for performing dual dispatch of blocks and half blocks |
| WO2014150971A1 (en) | 2013-03-15 | 2014-09-25 | Soft Machines, Inc. | A method for dependency broadcasting through a block organized source view data structure |
| US10275255B2 (en) | 2013-03-15 | 2019-04-30 | Intel Corporation | Method for dependency broadcasting through a source organized source view data structure |
| US20150234449A1 (en) * | 2014-02-14 | 2015-08-20 | Qualcomm Incorporated | Fast power gating of vector processors |
| CN104735824B (zh) * | 2015-02-28 | 2018-03-13 | 华为技术有限公司 | 数据处理系统 |
| CN105701041B (zh) * | 2016-01-11 | 2018-09-28 | 福州瑞芯微电子股份有限公司 | 芯片自适应调节读数时序路径的方法和装置 |
| CN105677593B (zh) * | 2016-01-11 | 2018-09-28 | 福州瑞芯微电子股份有限公司 | 芯片存储器写操作时序路径自适应调节方法及装置 |
| CN105752077B (zh) * | 2016-02-25 | 2018-03-06 | 上海科梁信息工程股份有限公司 | 混合动力车辆的扭矩分配方法及系统 |
| CN115616930B (zh) * | 2022-10-31 | 2025-06-27 | 海尔优家智能科技(北京)有限公司 | 控制指令的发送方法及装置、存储介质及电子装置 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5829031A (en) * | 1996-02-23 | 1998-10-27 | Advanced Micro Devices, Inc. | Microprocessor configured to detect a group of instructions and to perform a specific function upon detection |
| WO1998006030A1 (en) * | 1996-08-07 | 1998-02-12 | Sun Microsystems | Multifunctional execution unit |
| US6256745B1 (en) * | 1998-06-05 | 2001-07-03 | Intel Corporation | Processor having execution core sections operating at different clock rates |
| US6367003B1 (en) * | 1998-03-04 | 2002-04-02 | Micron Technology, Inc. | Digital signal processor having enhanced utilization of multiply accumulate (MAC) stage and method |
| US6418527B1 (en) * | 1998-10-13 | 2002-07-09 | Motorola, Inc. | Data processor instruction system for grouping instructions with or without a common prefix and data processing system that uses two or more instruction grouping methods |
| US6442701B1 (en) * | 1998-11-25 | 2002-08-27 | Texas Instruments Incorporated | Power saving by disabling memory block access for aligned NOP slots during fetch of multiple instruction words |
| US6289465B1 (en) * | 1999-01-11 | 2001-09-11 | International Business Machines Corporation | System and method for power optimization in parallel units |
| EP1088266B1 (de) | 1999-03-31 | 2009-05-20 | Nxp B.V. | Parallele datenverarbeitung |
| US6606700B1 (en) * | 2000-02-26 | 2003-08-12 | Qualcomm, Incorporated | DSP with dual-mac processor and dual-mac coprocessor |
| US20040225868A1 (en) * | 2003-05-07 | 2004-11-11 | International Business Machines Corporation | An integrated circuit having parallel execution units with differing execution latencies |
-
2004
- 2004-06-22 CN CN2004800176588A patent/CN1809810B/zh not_active Expired - Lifetime
- 2004-06-22 US US10/561,454 patent/US7861062B2/en active Active
- 2004-06-22 JP JP2006516736A patent/JP2007519052A/ja not_active Withdrawn
- 2004-06-22 EP EP04744376A patent/EP1658559B1/de not_active Expired - Lifetime
- 2004-06-22 AT AT04744376T patent/ATE554443T1/de active
- 2004-06-22 WO PCT/IB2004/050964 patent/WO2004114128A2/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| WO2004114128A3 (en) | 2006-03-09 |
| US7861062B2 (en) | 2010-12-28 |
| WO2004114128A2 (en) | 2004-12-29 |
| CN1809810B (zh) | 2010-06-09 |
| US20080133880A1 (en) | 2008-06-05 |
| CN1809810A (zh) | 2006-07-26 |
| EP1658559B1 (de) | 2012-04-18 |
| EP1658559A2 (de) | 2006-05-24 |
| JP2007519052A (ja) | 2007-07-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE554443T1 (de) | Anweisungsgesteuerte datenverarbeitungseinrichtung und -verfahren | |
| TW200502847A (en) | Control device and method for reducing number of interrupts in a processor | |
| WO2007089499A3 (en) | Power consumption management | |
| WO2009037731A1 (ja) | 翻訳装置と翻訳方法および翻訳プログラムとプロセッサコアの制御方法およびプロセッサ | |
| GB2577943A8 (en) | Systems, apparatuses, and methods for blending two source operands into a single destination using a writemask | |
| EP3719652A3 (de) | Hardware-unterstützung für os-zentrische leistungsüberwachung mit datensammlung | |
| TW200703009A (en) | Microprocessor, microprocessor interface system and method of performing a half-width data transaction on a system bus | |
| WO2007078913A3 (en) | Cross-architecture execution optimization | |
| WO2010043706A3 (fr) | Procede d'execution deterministe et de synchronisation d'un systeme de traitement de l'information comportant plusieurs coeurs de traitement executant des taches systemes | |
| WO2008003930A3 (en) | Techniques for program execution | |
| JP2017509059A (ja) | 電力消費を低減するための割り込み処理の同期化 | |
| WO2009072030A3 (en) | Method of operating a medical device | |
| TW200509612A (en) | Data packet arithmetic logic devices and methods | |
| EP2551767A1 (de) | Verfahren und vorrichtung zur einstellung eines taktunterbrechungszyklus | |
| TW200713032A (en) | Methods and apparatus for dynamically switching processor mode | |
| TW200602848A (en) | Computer readable storage medium comprising a program product, recording medium, method, and information processing apparatus for controlling an execution mode of a CPU | |
| WO2004017204A3 (en) | Parallel processing platform with synchronous system halt/resume | |
| GB2474983A (en) | DMA engine | |
| WO2006083046A3 (en) | Methods and apparatus for providing a task change application programming interface | |
| SG160411A1 (en) | System and method of controlling power in a multi-threaded processor | |
| WO2006116046A3 (en) | Asynchronous processor | |
| DE502004006070D1 (de) | Verfahren und vorrichtung zur operandenverarbeitung in einer prozessoreinheit | |
| TW200519738A (en) | Apparatus and method for performing transparent block cipher cryptographic functions | |
| MX2008000623A (es) | Sistema y metodo para controlar multiples hilos de ejecucion de programa dentro de un procesador de hilos de ejecucion multiples. | |
| MX2009004422A (es) | Procedimiento para la realizacion de modificaciones en linea de programas en un sistema de automatizacion. |