ATE96589T1 - SERIAL INTERFACE. - Google Patents

SERIAL INTERFACE.

Info

Publication number
ATE96589T1
ATE96589T1 AT88113485T AT88113485T ATE96589T1 AT E96589 T1 ATE96589 T1 AT E96589T1 AT 88113485 T AT88113485 T AT 88113485T AT 88113485 T AT88113485 T AT 88113485T AT E96589 T1 ATE96589 T1 AT E96589T1
Authority
AT
Austria
Prior art keywords
control signals
circuit arrangement
static
evaluating
serial interface
Prior art date
Application number
AT88113485T
Other languages
German (de)
Inventor
Dieter Dipl-Ing Rottmann
Juergen Dipl-Ing Laabs
Original Assignee
Thomson Brandt Gmbh
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Brandt Gmbh filed Critical Thomson Brandt Gmbh
Application granted granted Critical
Publication of ATE96589T1 publication Critical patent/ATE96589T1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04H—BROADCAST COMMUNICATION
    • H04H40/00—Arrangements specially adapted for receiving broadcast information
    • H04H40/18—Arrangements characterised by circuits or components specially adapted for receiving
    • H04H40/27—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95
    • H04H40/90—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95 specially adapted for satellite broadcast receiving

Landscapes

  • Physics & Mathematics (AREA)
  • Astronomy & Astrophysics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Manufacturing Of Electric Cables (AREA)
  • Circuits Of Receivers In General (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
  • Communication Control (AREA)
  • Microcomputers (AREA)
  • Debugging And Monitoring (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Diaphragms For Electromechanical Transducers (AREA)
  • Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)

Abstract

1.1 Circuit arrangement for evaluating control signals 2.1 In highly integrated data processors, the number of control ports is restricted. There is a problem to supply different control signals via the existing control ports. 2.2 In a circuit arrangement for evaluating control signals output from a data processor, which consists of static and dynamic control signals, a memory is provided to which the static control signals are supplied and another memory is provided which is synchronised by the dynamic signal. 2.3 The circuit arrangement can be applied in the processing of control signals in a receiver for digital audio broadcasting.
AT88113485T 1987-08-28 1988-08-19 SERIAL INTERFACE. ATE96589T1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19873728793 DE3728793A1 (en) 1987-08-28 1987-08-28 CIRCUIT ARRANGEMENT FOR EVALUATING CONTROL SIGNALS OUTPUT FROM A DATA PROCESSOR
EP88113485A EP0304813B1 (en) 1987-08-28 1988-08-19 Serial interface

Publications (1)

Publication Number Publication Date
ATE96589T1 true ATE96589T1 (en) 1993-11-15

Family

ID=6334723

Family Applications (1)

Application Number Title Priority Date Filing Date
AT88113485T ATE96589T1 (en) 1987-08-28 1988-08-19 SERIAL INTERFACE.

Country Status (5)

Country Link
EP (1) EP0304813B1 (en)
JP (1) JP2950834B2 (en)
AT (1) ATE96589T1 (en)
DE (2) DE3728793A1 (en)
HK (1) HK124494A (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3076587B2 (en) * 1990-05-31 2000-08-14 ナカミチ株式会社 Changer type disc player
JPH06259869A (en) * 1993-03-05 1994-09-16 Nakamichi Corp Disk reproducing device
EP0614178A3 (en) * 1993-03-05 1994-10-12 Nakamichi Corp Disc player with compact disk transporter.
JPH06259865A (en) * 1993-03-05 1994-09-16 Nakamichi Corp Disk reproducing device
US5508994A (en) * 1993-03-05 1996-04-16 Nakamichi Corporation Disk player with compact arrangement of a reader and disk storage magazine
JPH06259864A (en) * 1993-03-05 1994-09-16 Nakamichi Corp Disk reproducing device
JP3183744B2 (en) * 1993-03-05 2001-07-09 ナカミチ株式会社 Disc player with changer function
JP2596255Y2 (en) * 1993-03-23 1999-06-07 ナカミチ株式会社 Disc playback device
US5544148A (en) * 1993-05-20 1996-08-06 Nakamichi Corporation Compact configuration disk player
JPH06349186A (en) * 1993-06-03 1994-12-22 Nakamichi Corp Disk reproducing device
JP4741024B1 (en) * 2010-01-27 2011-08-03 シャープ株式会社 Image forming apparatus

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60117939A (en) * 1983-11-30 1985-06-25 Matsushita Electric Works Ltd Information transmission system
SE458972B (en) * 1984-06-04 1989-05-22 Yamatake Honeywell Co Ltd DIALOGUE PROCEDURE AND DEVICE FOR IMPLEMENTATION OF THE PROCEDURE
JPS6170827A (en) * 1984-09-14 1986-04-11 Yamatake Honeywell Co Ltd Communication method

Also Published As

Publication number Publication date
EP0304813A2 (en) 1989-03-01
HK124494A (en) 1994-11-18
JP2950834B2 (en) 1999-09-20
EP0304813B1 (en) 1993-10-27
EP0304813A3 (en) 1991-04-10
DE3728793A1 (en) 1989-03-09
DE3885204D1 (en) 1993-12-02
JPS6471338A (en) 1989-03-16

Similar Documents

Publication Publication Date Title
DK25186D0 (en) CIRCUIT ARRANGEMENT FOR USE IN AN INTEGRATED CIRCUIT
DE68929113D1 (en) Digital signal processing unit
NO175509C (en) Method of processing an input signal
DE68916818D1 (en) Semiconductor memory arrangement capable of generating a write signal internally.
ATE96589T1 (en) SERIAL INTERFACE.
DE3481351D1 (en) DATA PROCESSING SYSTEM CONTAINING A MAIN PROCESSOR AND A COMPRESSOR PROCESSOR AND AN ERROR TREATMENT LOGIC REQUIRED WITH THE SUPPORTER PROCESSOR.
KR890013932A (en) Digital video signal processing device
DE69610824D1 (en) READING AMPLIFIER WITH PULL-UP CIRCUIT FOR ACCELERATING THE LOGICAL RULE OF OUTPUT DATA
FR2608808B1 (en) INTEGRATED CIRCUIT FOR DIGITAL SIGNAL PROCESSING
DE3879758D1 (en) CIRCUIT FOR REDUCING NOISE OF A VIDEO SIGNAL.
DE69032358D1 (en) Data processing system for audio signals
DE3480895D1 (en) SIGNAL PROCESSING CIRCUITS.
JPS57182838A (en) Digital data connecting circuit
JPS57182837A (en) Digital data connecting device
DE68909841D1 (en) Video signal processing circuit.
DE3882320D1 (en) DIGITAL SIGNAL PROCESSING DEVICE.
DE3885205D1 (en) Circuit arrangement for synchronization.
KR890009802U (en) Video signal processing output circuit
KR890009386U (en) Input signal processing circuit of digital audio tape recorder
KR890015276U (en) ECL video input multi-gradation synthesis circuit
DE3889442D1 (en) Digital signal processing device.
KR850004234U (en) Output control circuit of digital signal processing device
KR880007118U (en) Muting signal generation circuit
KR880005104U (en) Audio signal control circuit
KR900005598U (en) Digital audio data overflow detection circuit