BRPI0408514A - arquitetura enfileirada de autoteste integrado (bist) para testar módulos de memória distribuìdos - Google Patents

arquitetura enfileirada de autoteste integrado (bist) para testar módulos de memória distribuìdos

Info

Publication number
BRPI0408514A
BRPI0408514A BRPI0408514-0A BRPI0408514A BRPI0408514A BR PI0408514 A BRPI0408514 A BR PI0408514A BR PI0408514 A BRPI0408514 A BR PI0408514A BR PI0408514 A BRPI0408514 A BR PI0408514A
Authority
BR
Brazil
Prior art keywords
memory
memory modules
bist
test
architecture
Prior art date
Application number
BRPI0408514-0A
Other languages
English (en)
Inventor
David W Hansquine
Roberto F Averbuj
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of BRPI0408514A publication Critical patent/BRPI0408514A/pt

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/14—Implementation of control logic, e.g. test mode decoders
    • G11C29/16—Implementation of control logic, e.g. test mode decoders using microprogrammed units, e.g. state machines

Landscapes

  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

"ARQUITETURA ENFILEIRADA DE AUTOTESTE INTEGRADO (BIST) PARA TESTAR MóDULOS DE MEMóRIA DISTRIBUìDOS". Uma arquitetura de autoteste integrado (BIST) hierárquica e distribuída para testar a operação de um ou mais módulos de memória é descrita. Como descrita, a arquitetura inclui três fileiras de abstração: um controlador BIST centralizado, um conjunto de seqüenciadores, e um conjunto de interfaces de memória acoplado aos módulos de memória. O controlador BIST armazena um conjunto de comandos que geralmente define um algoritmo para teste dos módulos de memória sem referências às características físicas ou exigências de temporização dos módulos de memória. Os seqüenciadores recebem os comandos e geram seqüências das operações de memória de acordo com as exigências de temporização dos vários módulos de memória. As interfaces de memória aplicam as operações de memória ao módulo de memória de acordo com as características físicas do módulo de memória, por exemplo, pela tradução dos sinais de endereço e dados com base na disposição de fileira e coluna dos módulos de memória para alcançar os padrões de bit descritos pelos comandos.
BRPI0408514-0A 2003-03-20 2004-03-19 arquitetura enfileirada de autoteste integrado (bist) para testar módulos de memória distribuìdos BRPI0408514A (pt)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US45645203P 2003-03-20 2003-03-20
US10/630,516 US7184915B2 (en) 2003-03-20 2003-07-29 Tiered built-in self-test (BIST) architecture for testing distributed memory modules
PCT/US2004/008663 WO2004086410A1 (en) 2003-03-20 2004-03-19 Tiered built-in self-test (bist) architecture for testing distributed memory modules

Publications (1)

Publication Number Publication Date
BRPI0408514A true BRPI0408514A (pt) 2006-04-18

Family

ID=33101248

Family Applications (1)

Application Number Title Priority Date Filing Date
BRPI0408514-0A BRPI0408514A (pt) 2003-03-20 2004-03-19 arquitetura enfileirada de autoteste integrado (bist) para testar módulos de memória distribuìdos

Country Status (4)

Country Link
US (1) US7184915B2 (pt)
KR (1) KR20050107628A (pt)
BR (1) BRPI0408514A (pt)
WO (1) WO2004086410A1 (pt)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7392442B2 (en) * 2003-03-20 2008-06-24 Qualcomm Incorporated Built-in self-test (BIST) architecture having distributed interpretation and generalized command protocol
US7210059B2 (en) 2003-08-19 2007-04-24 Micron Technology, Inc. System and method for on-board diagnostics of memory modules
JP4381750B2 (ja) * 2003-08-28 2009-12-09 株式会社ルネサステクノロジ 半導体集積回路
US7310752B2 (en) * 2003-09-12 2007-12-18 Micron Technology, Inc. System and method for on-board timing margin testing of memory modules
US20050066226A1 (en) * 2003-09-23 2005-03-24 Adams R. Dean Redundant memory self-test
US7120743B2 (en) 2003-10-20 2006-10-10 Micron Technology, Inc. Arbitration system and method for memory responses in a hub-based memory system
US7310748B2 (en) * 2004-06-04 2007-12-18 Micron Technology, Inc. Memory hub tester interface and method for use thereof
US7203873B1 (en) * 2004-06-04 2007-04-10 Magma Design Automation, Inc. Asynchronous control of memory self test
US7260759B1 (en) * 2004-06-16 2007-08-21 Sun Microsystems, Inc. Method and apparatus for an efficient memory built-in self test architecture for high performance microprocessors
US7900099B2 (en) * 2005-01-25 2011-03-01 Micron Technology, Inc. Enabling test modes of individual integrated circuit devices out of a plurality of integrated circuit devices
US7287202B1 (en) * 2005-04-05 2007-10-23 Brad Simeral Method and apparatus for testing a memory interface
US20060282719A1 (en) * 2005-05-13 2006-12-14 Raguram Damodaran Unique Addressable Memory Data Path
US20070094554A1 (en) * 2005-10-20 2007-04-26 Martin Versen Chip specific test mode execution on a memory module
US20080165599A1 (en) * 2006-01-31 2008-07-10 Gorman Kevin W Design structure used for repairing embedded memory in an integrated circuit
US7518918B2 (en) * 2006-01-31 2009-04-14 International Business Machines Corporation Method and apparatus for repairing embedded memory in an integrated circuit
US7757133B1 (en) * 2007-07-05 2010-07-13 Oracle America, Inc. Built-in self-test hardware and method for generating memory tests with arbitrary address sequences
US7730369B2 (en) * 2007-08-17 2010-06-01 International Business Machines Corporation Method for performing memory diagnostics using a programmable diagnostic memory module
US7739562B2 (en) 2007-08-17 2010-06-15 International Business Machines Corporation Programmable diagnostic memory module
US7721175B2 (en) * 2007-08-21 2010-05-18 Micron Technology, Inc. System, apparatus, and method for memory built-in self testing using microcode sequencers
US8001434B1 (en) 2008-04-14 2011-08-16 Netlist, Inc. Memory board with self-testing capability
US8154901B1 (en) 2008-04-14 2012-04-10 Netlist, Inc. Circuit providing load isolation and noise reduction
US8853847B2 (en) 2012-10-22 2014-10-07 International Business Machines Corporation Stacked chip module with integrated circuit chips having integratable and reconfigurable built-in self-maintenance blocks
US8872322B2 (en) 2012-10-22 2014-10-28 International Business Machines Corporation Stacked chip module with integrated circuit chips having integratable built-in self-maintenance blocks
US9194912B2 (en) 2012-11-29 2015-11-24 International Business Machines Corporation Circuits for self-reconfiguration or intrinsic functional changes of chips before vs. after stacking
US9275757B2 (en) * 2013-02-01 2016-03-01 Scaleo Chip Apparatus and method for non-intrusive random memory failure emulation within an integrated circuit
US11080210B2 (en) 2018-09-06 2021-08-03 Micron Technology, Inc. Memory sub-system including an in package sequencer separate from a controller
US11061751B2 (en) * 2018-09-06 2021-07-13 Micron Technology, Inc. Providing bandwidth expansion for a memory sub-system including a sequencer separate from a controller
US11455221B2 (en) * 2019-10-31 2022-09-27 Qualcomm Incorporated Memory with concurrent fault detection and redundancy
US11500575B2 (en) * 2020-09-23 2022-11-15 Micron Technology, Inc. Pattern generation for multi-channel memory array
KR20220124584A (ko) * 2021-03-03 2022-09-14 에스케이하이닉스 주식회사 호스트, 이와 통신하는 메모리 시스템 및 이들을 포함하는 컴퓨팅 시스템

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5224101A (en) * 1990-05-16 1993-06-29 The United States Of America As Represented By The Secretary Of The Air Force Micro-coded built-in self-test apparatus for a memory array
US5617531A (en) * 1993-11-02 1997-04-01 Motorola, Inc. Data Processor having a built-in internal self test controller for testing a plurality of memories internal to the data processor
US5675545A (en) * 1995-09-08 1997-10-07 Ambit Design Systems, Inc. Method of forming a database that defines an integrated circuit memory with built in test circuitry
US6272588B1 (en) * 1997-05-30 2001-08-07 Motorola Inc. Method and apparatus for verifying and characterizing data retention time in a DRAM using built-in test circuitry
US5995731A (en) * 1997-12-29 1999-11-30 Motorola, Inc. Multiple BIST controllers for testing multiple embedded memory arrays
US6327556B1 (en) * 1998-02-21 2001-12-04 Adaptec, Inc. AT-speed computer model testing methods
US6249889B1 (en) * 1998-10-13 2001-06-19 Advantest Corp. Method and structure for testing embedded memories
KR100308621B1 (ko) * 1998-11-19 2001-12-17 윤종용 반도체 메모리 장치를 위한 프로그램 가능한 내장 자기 테스트 시스템
US6349398B1 (en) * 1999-01-26 2002-02-19 Silicon Graphics, Inc. Method and apparatus for partial-scan built-in self test logic
US6415403B1 (en) * 1999-01-29 2002-07-02 Global Unichip Corporation Programmable built in self test for embedded DRAM
AU5127000A (en) * 1999-05-07 2000-11-21 Morphics Technology, Inc. Apparatus and method for implementing a wireless system-on-a-chip with a reprogrammable tester, debugger, and bus monitor
US6557129B1 (en) * 1999-11-23 2003-04-29 Janusz Rajski Method and apparatus for selectively compacting test responses
JP4165990B2 (ja) 1999-12-20 2008-10-15 Ｔｄｋ株式会社 メモリコントローラ及びメモリコントローラを備えるフラッシュメモリシステム、並びに、フラッシュメモリへのデータの書き込み方法
US6643804B1 (en) * 2000-04-19 2003-11-04 International Business Machines Corporation Stability test for silicon on insulator SRAM memory cells utilizing bitline precharge stress operations to stress memory cells under test
US6874111B1 (en) * 2000-07-26 2005-03-29 International Business Machines Corporation System initialization of microcode-based memory built-in self-test
TWI234001B (en) 2001-03-20 2005-06-11 Schlumberger Techonogies Inc Low-jitter clock for test system
US6347056B1 (en) * 2001-05-16 2002-02-12 Motorola, Inc. Recording of result information in a built-in self-test circuit and method therefor
US7644333B2 (en) * 2001-12-18 2010-01-05 Christopher John Hill Restartable logic BIST controller
US7062689B2 (en) * 2001-12-20 2006-06-13 Arm Limited Method and apparatus for memory self testing
US7392442B2 (en) * 2003-03-20 2008-06-24 Qualcomm Incorporated Built-in self-test (BIST) architecture having distributed interpretation and generalized command protocol

Also Published As

Publication number Publication date
US20040199843A1 (en) 2004-10-07
WO2004086410A1 (en) 2004-10-07
US7184915B2 (en) 2007-02-27
KR20050107628A (ko) 2005-11-14

Similar Documents

Publication Publication Date Title
BRPI0408514A (pt) arquitetura enfileirada de autoteste integrado (bist) para testar módulos de memória distribuìdos
RU2336581C2 (ru) Архитектура встроенного самотестирования запоминающего устройства, имеющая распределенное интерпретирование команд и обобщенный протокол команд
DE60100754D1 (de) System und verfahren zum testen von signalverbindungen unter verwendung einer eingebauten selbsttestfunktion
WO2005072287A2 (en) Remote bist for high speed test and redundancy calculation
TW200509140A (en) Semiconductor integrated circuit
WO2002075336A3 (en) Test system algorithmic program generators
DE60008088D1 (de) Mehrprozessorsystem Prüfungsschaltung
WO2009075116A1 (ja) プログラムデバッグ方法、プログラム変換方法及びそれを用いるプログラムデバッグ装置、プログラム変換装置並びに記憶媒体
TW200739590A (en) Testing device, program and testing method
WO2008088992A3 (en) Method for enhancing the diagnostic accuracy of a vlsi chip
Buxbaum et al. A quantitative model for the kinetics of cAMP-dependent protein kinase (type II) activity: Long-term activation of the kinase and its possible relevance to learning and memory
JP2004109117A (ja) 半導体テストシステム及びこのシステムのテスト方法
JP2005063471A (ja) 半導体試験装置及びその制御方法
KR880005623A (ko) 멀리비트 테스트모드에서 임의의 테스트패턴으로 메가비트 기억모듈을 테스트하기 위한 방법 및 장치
DE59101733D1 (de) Schaltungsanordnung zum testen eines halbleiterspeichers mittels paralleltests mit verschiedenen testbitmustern.
ATE65632T1 (de) Verfahren zum kontrollieren eines speicherzugriffs auf einer chipkarte und anordnung zur durchfuehrung des verfahrens.
DE19781455T1 (de) Fehleranalysespeicher für ein Speichertestgerät
EP0446534A3 (en) Method of functionally testing cache tag rams in limited-access processor systems
TW200628820A (en) Built-in test circuit for an integrated circuit device
TW200519957A (en) Memory test circuit and test system
US20050144525A1 (en) Method to test memories that operate at twice their nominal bandwidth
US6374376B1 (en) Circuit, system and method for arranging data output by semiconductor testers to packet-based devices under test
Tzakosta Asymmetries in/s/cluster production and their implications for language learning and language teaching
Tomasco et al. MU-CSeq 0.3: Sequentialization by Read-Implicit and Coarse-Grained Memory Unwindings: (Competition Contribution)
TW200632929A (en) Semiconductor memory component and method for testing semiconductor memory components having a restricted memory (partial good memories)

Legal Events

Date Code Title Description
B08F Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette]

Free format text: REFERENTE A 8A ANUIDADE.

B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]

Free format text: REFERENTE AO DESPACHO 8.6 PUBLICADO NA RPI 2159 DE 22/05/2012.