BRPI0415326A - método e aparelho para a correção de erros - Google Patents

método e aparelho para a correção de erros

Info

Publication number
BRPI0415326A
BRPI0415326A BRPI0415326-0A BRPI0415326A BRPI0415326A BR PI0415326 A BRPI0415326 A BR PI0415326A BR PI0415326 A BRPI0415326 A BR PI0415326A BR PI0415326 A BRPI0415326 A BR PI0415326A
Authority
BR
Brazil
Prior art keywords
decoding
directional
ecc
error correction
directional decoding
Prior art date
Application number
BRPI0415326-0A
Other languages
English (en)
Inventor
Jonathan Chen
Original Assignee
Via Tech Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Via Tech Inc filed Critical Via Tech Inc
Publication of BRPI0415326A publication Critical patent/BRPI0415326A/pt

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
    • G11B20/1816—Testing
    • G11B2020/183—Testing wherein at least one additional attempt is made to read or write the data when a first attempt is unsuccessful
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
    • G11B20/1833—Error detection or correction; Testing, e.g. of drop-outs by adding special lists or symbols to the coded information
    • G11B2020/1836—Error detection or correction; Testing, e.g. of drop-outs by adding special lists or symbols to the coded information using a Reed Solomon [RS] code

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Correction Of Errors (AREA)

Abstract

"MéTODO E APARELHO PARA A CORREçãO DE ERROS". A presente invenção está relacionada a um método e a um aparelho para ECC (correção de erro de código), o método ECC compreendendo uma primeira decodificação direcional primeira, uma primeira decodificação direcional segunda, uma segunda decodificação direcional primeira, uma segunda decodificação direcional segunda, nas quais a habilidade de tolerância a erros da primeira decodificação direcional segunda é maior do que a primeira decodificação direcional primeira, e a habilidade de tolerância a erros da segunda decodificação direcional segunda é maior do que a primeira decodificação direcional primeira. O método ECC compreende as seguintes etapas: ler um dado a ser decodificado; e se há pelo menos uma solução que não pode ser eficientemente resolvida depois de executar continuamente a primeira decodificação direcional primeira e a segunda decodificação direcional segunda, e executar a ação de decodificação na decodificação ECC da presente invenção de acordo com uma regra de controle de fluxo predeterminada, se não há correção alguma desempenhada durante a decodificação ECC e mudança para a outra decodificação direcional, o valor não modificado é adicionado por 1; e se o valor não modificado atingiu um valor não modificado máximo, uma falha ECC é confirmada e então a decodificação ECC é paralisada.
BRPI0415326-0A 2003-10-08 2004-10-08 método e aparelho para a correção de erros BRPI0415326A (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US50973203P 2003-10-08 2003-10-08
PCT/CN2004/001134 WO2005034123A1 (en) 2003-10-08 2004-10-08 Method and apparatus for error code correction

Publications (1)

Publication Number Publication Date
BRPI0415326A true BRPI0415326A (pt) 2006-12-05

Family

ID=34421816

Family Applications (1)

Application Number Title Priority Date Filing Date
BRPI0415326-0A BRPI0415326A (pt) 2003-10-08 2004-10-08 método e aparelho para a correção de erros

Country Status (6)

Country Link
US (2) US7356753B2 (pt)
CN (1) CN100412979C (pt)
BR (1) BRPI0415326A (pt)
RU (1) RU2318294C1 (pt)
TW (1) TWI251738B (pt)
WO (1) WO2005034123A1 (pt)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1265362C (zh) * 2003-03-11 2006-07-19 威盛电子股份有限公司 错误检测码产生方法和对多个区段产生错误检测码的方法
RU2318294C1 (ru) * 2003-10-08 2008-02-27 Вайа Текнолоджиз, Инк. Способ и устройство коррекции кода ошибки
KR100604909B1 (ko) * 2004-10-11 2006-07-28 삼성전자주식회사 가변적인 반복 에러 정정 횟수를 갖는 디지털 신호 처리방법
US7450425B2 (en) * 2006-08-30 2008-11-11 Micron Technology, Inc. Non-volatile memory cell read failure reduction
US8006172B2 (en) * 2007-07-10 2011-08-23 Oracle America, Inc. Auxiliary path iterative decoding
US8230316B2 (en) 2008-01-25 2012-07-24 Nevion Usa, Inc. Forward error correction for burst and random packet loss for real-time multi-media communication
US8171377B2 (en) * 2008-01-31 2012-05-01 International Business Machines Corporation System to improve memory reliability and associated methods
RU2370887C1 (ru) * 2008-05-16 2009-10-20 Федеральное государственное учреждение 16 Центральный научно-исследовательский испытательный институт Министерства обороны Российской Федерации имени маршала войск связи А.И. Белова Декодер с обнаружением и исправлением ошибок
JP5309889B2 (ja) * 2008-10-27 2013-10-09 ソニー株式会社 データ処理装置および方法、並びにプログラム
US8922923B2 (en) 2011-03-01 2014-12-30 Seagate Technology Llc Interleaved automatic gain control for asymmetric data signals
US9015549B2 (en) * 2011-04-26 2015-04-21 Seagate Technology Llc Iterating inner and outer codes for data recovery
KR101991437B1 (ko) * 2012-08-30 2019-06-20 에스케이하이닉스 주식회사 반도체 메모리 장치 및 그의 동작방법
US9970155B2 (en) 2013-03-05 2018-05-15 Nike, Inc. Acid dyeing of polyurethane materials
DE102013219088B9 (de) * 2013-09-23 2018-07-19 Infineon Technologies Ag Schaltungsanordnung und Verfahren zur Realisierung von Prüfbitkompaktierung für Cross-Parity-Codes
US9559725B1 (en) * 2013-10-23 2017-01-31 Seagate Technology Llc Multi-strength reed-solomon outer code protection
US9396062B1 (en) 2014-04-04 2016-07-19 Seagate Technology Llc Group based codes for multi-dimensional recording (MDR)
US9584162B1 (en) * 2016-01-05 2017-02-28 International Business Machines Corporation Microcode data recovery strategies for use of iterative decode
US10382065B1 (en) * 2016-11-07 2019-08-13 Seagate Technology Llc Iterative outer code recovery using data from multiple reads
RU210631U1 (ru) * 2021-02-25 2022-04-22 федеральное государственное автономное образовательное учреждение высшего образования "Северо-Кавказский федеральный университет" Модифицированное устройство коррекции ошибок с расширенным набором решающих правил и учетом адаптивного сигнала стирания

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4216540A (en) * 1978-11-09 1980-08-05 Control Data Corporation Programmable polynomial generator
US5003539A (en) * 1986-04-11 1991-03-26 Ampex Corporation Apparatus and method for encoding and decoding attribute data into error checking symbols of main data
RU2036512C1 (ru) * 1993-03-03 1995-05-27 Виталий Кириллович Шмат Устройство декодирования каскадного кода рида-соломона
JP2885263B2 (ja) * 1993-09-30 1999-04-19 日本ビクター株式会社 符号生成方法
JP3373690B2 (ja) * 1994-09-07 2003-02-04 株式会社東芝 ディスク状記録媒体及びディスク装置
JP3339044B2 (ja) * 1995-06-28 2002-10-28 日本ビクター株式会社 ディジタル信号記録方法、記録再生方法、記録装置、記録再生装置及び記録媒体
US5745508A (en) * 1995-11-13 1998-04-28 Tricord Systems, Inc. Error-detection code
JPH09265730A (ja) * 1996-03-27 1997-10-07 Sony Corp データ再生装置、再生方法
US6170073B1 (en) * 1996-03-29 2001-01-02 Nokia Mobile Phones (Uk) Limited Method and apparatus for error detection in digital communications
JP3586041B2 (ja) * 1996-04-26 2004-11-10 株式会社東芝 記録データ生成方法およびデータ再生装置
US5935268A (en) * 1997-06-03 1999-08-10 Bay Networks, Inc. Method and apparatus for generating an error detection code for a modified data packet derived from an original data packet
US5991911A (en) * 1997-11-14 1999-11-23 Cirrus Logic, Inc. Concurrent generation of ECC error syndromes and CRC validation syndromes in a DVD storage device
US6662335B1 (en) * 2000-01-25 2003-12-09 Mediatek Inc. Method and apparatus for accessing DVD data
JP2001291344A (ja) * 2000-04-04 2001-10-19 Hitachi Ltd 光ディスク装置およびそのデータ再生方法
US6738943B1 (en) * 2000-05-03 2004-05-18 Zoran Corp. Apparatus and method for counting errors in an optical compact disc storage system
US20010042230A1 (en) * 2000-05-10 2001-11-15 Seagate Technology Llc Sector validation for use in ECC engine validation
CN1140901C (zh) * 2000-11-21 2004-03-03 扬智科技股份有限公司 软盘的解码系统及其方法
BRPI0215108A2 (pt) * 2001-12-05 2016-07-05 Lg Electronics Inc código de detecção de erro que gera o gerador de código da detecção do método e de erro
JP4202658B2 (ja) * 2002-02-22 2008-12-24 富士通マイクロエレクトロニクス株式会社 データ書き込み装置及びｄｖｄフォーマットデータ生成方法
TWI227869B (en) * 2002-11-04 2005-02-11 Mediatek Inc Data coding method and system
JP2003346432A (ja) * 2002-05-22 2003-12-05 Internatl Business Mach Corp <Ibm> データ記憶装置およびデータ処理方法
KR100891782B1 (ko) * 2002-06-11 2009-04-07 삼성전자주식회사 고속 데이터 전송 시스템에서 순방향 오류 정정 장치 및방법
US7055082B2 (en) * 2002-10-29 2006-05-30 Victor Company Of Japan, Ltd. Information recording and reproducing apparatus
RU2318294C1 (ru) * 2003-10-08 2008-02-27 Вайа Текнолоджиз, Инк. Способ и устройство коррекции кода ошибки

Also Published As

Publication number Publication date
WO2005034123A1 (en) 2005-04-14
US7356753B2 (en) 2008-04-08
US7730379B2 (en) 2010-06-01
TWI251738B (en) 2006-03-21
RU2318294C1 (ru) 2008-02-27
US20050081132A1 (en) 2005-04-14
CN1864223A (zh) 2006-11-15
TW200521664A (en) 2005-07-01
US20080229173A1 (en) 2008-09-18
CN100412979C (zh) 2008-08-20

Similar Documents

Publication Publication Date Title
BRPI0415326A (pt) método e aparelho para a correção de erros
BR9809566A (pt) Decodificação viterbi de emissão de listagem com código crc externo para sinal de múltiplas taxas
JP5424596B2 (ja) 面積効率が高いエラー訂正デコーダ構造を含むマルチチャンネルメモリシステム
US10848184B2 (en) Method for controlling storage device with aid of error correction and associated apparatus
BR0302844A (pt) Blocos de pesquisa de chien duplos em um decodificador de correção de erros
CN102171658B (zh) 抑制比特错误校验码方案
CN113225091B (zh) Ldpc解码方法及其装置
ATE484116T1 (de) Fehlerschutz für über-funk-datenübertragung
JP2011081858A5 (pt)
CN102624403A (zh) 用于对级联纠错码的有效解码的方法和系统
WO2007132457A3 (en) Combined distortion estimation and error correction coding for memory devices
GB0404112D0 (en) Error detection/correction code which detects and corrects component failure and which provides single bit error correction subsequent to component failure
CN105630732B (zh) 一种双模冗余微处理器的热切换方法
BR8400758A (pt) Aparelho e metodo envolvendo uma estrutura de codigo em dois niveis para correcao de erros de bytes multiplos
BR0302820A (pt) Troca de mensagens de blocos componentes intradecodificador
BR112012008687A2 (pt) microcomputador, e, método de operação de um microcomputador
WO2020199490A1 (zh) 一种双模式检错内存及双模式检错方法
BRPI0519826A2 (pt) técnica de detecção de erro de vìdeo usando um código de paridade de crc
WO2007120851A3 (en) An erasures assisted block code decoder and related method
CN111475868B (zh) 适用于功能和信息安全芯片的cpu指令保护方法及系统
US20120110416A1 (en) Data storage apparatus with encoder and decoder
CN107590020B (zh) 一种基于差异化编码和语句签名的可信计算方法
TW200629742A (en) Decoder and method for decoding low-density parity-check code
JP2009505316A5 (pt)
ATE438957T1 (de) Nichtlineare skalierung von zuverlässigkeitswerten in einem turbo dekodersystem

Legal Events

Date Code Title Description
B08F Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette]

Free format text: REFERENTE AS 4A, 5A, 6A E 7A ANUIDADES.

B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]

Free format text: REFERENTE AO DESPACHO 8.6 PUBLICADO NA RPI 2158 DE 15/05/2012.