BRPI0515948A - decodificador de verificação de paridade de baixa densidade (ldpc) - Google Patents

decodificador de verificação de paridade de baixa densidade (ldpc)

Info

Publication number
BRPI0515948A
BRPI0515948A BRPI0515948-2A BRPI0515948A BRPI0515948A BR PI0515948 A BRPI0515948 A BR PI0515948A BR PI0515948 A BRPI0515948 A BR PI0515948A BR PI0515948 A BRPI0515948 A BR PI0515948A
Authority
BR
Brazil
Prior art keywords
ldpc
groups
ldpc decoder
low density
density parity
Prior art date
Application number
BRPI0515948-2A
Other languages
English (en)
Inventor
Wen Gao
Kumar Ramaswamy
John Sidney Stewart
Original Assignee
Thomson Licensing
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Licensing filed Critical Thomson Licensing
Publication of BRPI0515948A publication Critical patent/BRPI0515948A/pt

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
    • H03M13/615—Use of computational or mathematical techniques
    • H03M13/616—Matrix operations, especially for generator matrices or check matrices, e.g. column or row permutations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H03M13/1131—Scheduling of bit node or check node processing
    • H03M13/1137—Partly parallel processing, i.e. sub-blocks or sub-groups of nodes being processed in parallel
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H03M13/1168—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices wherein the sub-matrices have column and row weights greater than one, e.g. multi-diagonal sub-matrices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/118—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure
    • H03M13/1185—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure wherein the parity-check matrix comprises a part with a double-diagonal

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Analysis (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Computational Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Algebra (AREA)
  • Computing Systems (AREA)
  • Multimedia (AREA)
  • Error Detection And Correction (AREA)

Abstract

" DECODIFICADOR DE VERIFICAçãO DE PARIDADE DE BAIXA DENSIDADE ( LDPC) " um receptor de satélite compreende um primeiro plano, um demodulador e um decodificador de LDPC. O primeiro plano recebe um sinal codificado de LDPC DVB-S2 e provê um sinal convertido descendentemente para o demodulador. o último demodula o sinal convertido descendentemente e provê um sinal demodulado para o decodificador de LDPC. o decodificador de LDPC tem uma arquitetura parcialmente paralela e divide as mensagens do nó de bit em N/360 grupos e as mensagens do nó de verificação em q grupos, onde q= m/360. Cada grupo é processado por 360 processadores de nó de bit ou 360 processadores de nó verificação, respectivamente.De maneira ilustrativa, o decodificador de LDPC, inclui uma memória que é dividida tal que as mensagens associadas com os grupos de nó de bit são consecutivamente endereçadas. Alternativamente, o decodificador de LDPC inclui uma memória que é dividida tal que as mensagens associadas com os grupos do nó de verificação são consecutivamente endereçadas.
BRPI0515948-2A 2004-10-01 2005-09-19 decodificador de verificação de paridade de baixa densidade (ldpc) BRPI0515948A (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US61541804P 2004-10-01 2004-10-01
PCT/US2005/033342 WO2006055086A1 (en) 2004-10-01 2005-09-19 A low density parity check (ldpc) decoder

Publications (1)

Publication Number Publication Date
BRPI0515948A true BRPI0515948A (pt) 2008-08-12

Family

ID=35414744

Family Applications (1)

Application Number Title Priority Date Filing Date
BRPI0515948-2A BRPI0515948A (pt) 2004-10-01 2005-09-19 decodificador de verificação de paridade de baixa densidade (ldpc)

Country Status (7)

Country Link
US (1) US20080104474A1 (pt)
EP (1) EP1800408A1 (pt)
JP (1) JP2008515342A (pt)
KR (1) KR20070062534A (pt)
CN (1) CN101032084B (pt)
BR (1) BRPI0515948A (pt)
WO (1) WO2006055086A1 (pt)

Families Citing this family (61)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8819518B2 (en) 2005-12-01 2014-08-26 Thomson Licensing Apparatus and method for decoding low density parity check coded signals
JP4807063B2 (ja) * 2005-12-20 2011-11-02 ソニー株式会社 復号装置、制御方法、およびプログラム
KR101154995B1 (ko) * 2006-07-14 2012-06-15 엘지전자 주식회사 Ｌｄｐｃ 부호화를 수행하는 방법
US7895500B2 (en) * 2006-07-28 2011-02-22 Via Telecom Co., Ltd. Systems and methods for reduced complexity LDPC decoding
JP4283829B2 (ja) * 2006-08-17 2009-06-24 株式会社モバイルテクノ 低密度パリティチェック符号復号装置
US20110173509A1 (en) * 2006-09-18 2011-07-14 Availink, Inc. Bit mapping scheme for an ldpc coded 16apsk system
US8369448B2 (en) * 2006-09-18 2013-02-05 Availink, Inc. Bit mapping scheme for an LDPC coded 32APSK system
US8359522B2 (en) 2007-05-01 2013-01-22 Texas A&M University System Low density parity check decoder for regular LDPC codes
EP2023492A3 (en) * 2007-08-06 2012-05-30 Broadcom Corporation Multi-code LDPC (low density parity check) decoder
TWI390856B (zh) * 2007-11-26 2013-03-21 Sony Corp Data processing device and data processing method
TWI410055B (zh) * 2007-11-26 2013-09-21 Sony Corp Data processing device, data processing method and program product for performing data processing method on computer
JP4985386B2 (ja) * 2007-12-25 2012-07-25 住友電気工業株式会社 受信装置
DK2091156T3 (da) * 2008-02-18 2013-11-25 Samsung Electronics Co Ltd Apparat og fremgangsmåde til kanalkodning og -afkodning i et kommunikationssystem under brug af Low-Density Parity-Check koder
EP2093887B1 (en) * 2008-02-18 2013-08-28 Samsung Electronics Co., Ltd. Apparatus and method for channel encoding and decoding in a communication system using low-density parity-check codes
US8201049B2 (en) * 2008-02-23 2012-06-12 Montage Technology Inc. Low density parity check (LDPC) decoder
CA2720102A1 (en) * 2008-03-31 2009-10-08 Sirius Xm Radio Inc. Efficient, programmable and scalable low density parity check decoder
US8370711B2 (en) 2008-06-23 2013-02-05 Ramot At Tel Aviv University Ltd. Interruption criteria for block decoding
US20110154151A1 (en) * 2008-07-04 2011-06-23 Mitsubishi Electric Corporation Check matrix creation device, check matrix creation method, check matrix creation program, transmitter, receiver, and communication system
US8219873B1 (en) 2008-10-20 2012-07-10 Link—A—Media Devices Corporation LDPC selective decoding scheduling using a cost function
KR101638925B1 (ko) * 2009-01-23 2016-07-12 엘지전자 주식회사 신호 송수신 장치 및 방법
KR101728736B1 (ko) * 2009-02-12 2017-04-20 엘지전자 주식회사 신호 송신 장치 및 방법
US8503551B2 (en) * 2009-02-13 2013-08-06 Lg Electronics Inc. Apparatus for transmitting and receiving a signal and method of transmitting and receiving a signal
CN102292985B (zh) 2009-02-18 2014-08-20 Lg电子株式会社 用于发送和接收信号的装置以及用于发送和接收信号的方法
EP2282471A1 (en) 2009-08-07 2011-02-09 Thomson Licensing Data transmission using low density parity check coding and constellation mapping
EP2282470A1 (en) * 2009-08-07 2011-02-09 Thomson Licensing Data reception using low density parity check coding and constellation mapping
US8176400B2 (en) * 2009-09-09 2012-05-08 Lsi Corporation Systems and methods for enhanced flaw scan in a data processing device
US8566668B1 (en) * 2010-01-04 2013-10-22 Viasat, Inc. Edge memory architecture for LDPC decoder
US8832534B1 (en) 2010-01-04 2014-09-09 Viasat, Inc. LDPC decoder architecture
TW201126537A (en) * 2010-01-20 2011-08-01 Sunplus Technology Co Ltd Memory utilization method for low density parity check code, low density parity check code decoding method and apparatus thereof
JP5112468B2 (ja) * 2010-03-26 2013-01-09 株式会社東芝 誤り検出訂正回路、メモリコントローラ、および半導体メモリ装置
WO2011126578A1 (en) * 2010-04-09 2011-10-13 Link_A_Media Devices Corporation Implementation of ldpc selective decoding scheduling
CN102315902A (zh) * 2010-07-07 2012-01-11 中国科学院微电子研究所 一种准循环低密度奇偶校验码的通用寻址装置及方法
EP2525497A1 (en) * 2011-05-18 2012-11-21 Panasonic Corporation Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes
US8707123B2 (en) * 2011-12-30 2014-04-22 Lsi Corporation Variable barrel shifter
CN102594365B (zh) * 2012-02-29 2015-02-18 中山大学 一种ldpc码的动态异步bp译码方法
CN103684474B (zh) * 2012-08-31 2016-08-17 中国科学院上海高等研究院 一种高速ldpc译码器的实现方法
US9219504B2 (en) 2012-10-29 2015-12-22 Avago Technologies General Ip (Singapore) Pte. Ltd. LEH memory module architecture design in the multi-level LDPC coded iterative system
US9281841B2 (en) * 2012-10-31 2016-03-08 Avago Technologies General Ip (Singapore) Pte. Ltd. Load balanced decoding of low-density parity-check codes
US8930789B1 (en) 2013-01-23 2015-01-06 Viasat, Inc. High-speed LDPC decoder
US9094132B1 (en) 2013-01-23 2015-07-28 Viasat, Inc. High data rate optical transport network using 8-PSK
MX2015009939A (es) * 2013-02-08 2015-10-05 Sony Corp Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
US20150358032A1 (en) * 2013-02-08 2015-12-10 Sony Corporation Data processing device and data processing method
EP2833554B8 (en) * 2013-07-31 2018-06-06 Alcatel Lucent Encoder and decoder
GB2517850B (en) * 2013-08-27 2015-08-05 Imagination Tech Ltd An improved decoder for low-density parity-check codes
KR101477925B1 (ko) * 2013-10-08 2014-12-30 세종대학교산학협력단 Ldpc 복호기를 이용한 데이터 경로 설정 방법 및 이를 위한 ldpc 복호기
US20150227419A1 (en) * 2014-02-12 2015-08-13 Kabushiki Kaisha Toshiba Error correction decoder based on log-likelihood ratio data
CN104124980B (zh) * 2014-07-16 2018-04-20 上海交通大学 适合连续变量量子密钥分发的高速秘密协商方法
CA2864640C (en) * 2014-08-14 2017-06-06 Sung-Ik Park Low density parity check encoder having length of 16200 and code rate of 2/15, and low density parity check encoding method using the same
US9595977B2 (en) 2014-09-29 2017-03-14 Apple Inc. LDPC decoder with efficient circular shifters
KR102287623B1 (ko) * 2015-02-16 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 4/15인 ldpc 부호어 및 1024-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102287625B1 (ko) * 2015-02-16 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 2/15인 ldpc 부호어 및 4096-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102287620B1 (ko) * 2015-02-16 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 2/15인 ldpc 부호어 및 1024-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102287627B1 (ko) * 2015-02-16 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 4/15인 ldpc 부호어 및 4096-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
US10128869B2 (en) 2016-05-17 2018-11-13 Apple Inc. Efficient convergence in iterative decoding
US10326479B2 (en) 2016-07-11 2019-06-18 Micron Technology, Inc. Apparatuses and methods for layer-by-layer error correction
EP4674054A2 (en) * 2023-03-02 2026-01-07 Ayecka Communication Systems Ltd. System and method for forward error correction in an on-board processing satellite transponder
US20250117284A1 (en) * 2023-10-04 2025-04-10 Cortina Access, Inc. Low-density parity check decoder
KR102913383B1 (ko) 2024-01-18 2026-01-16 한국전자통신연구원 Ldpc 복호기의 하드웨어 최적화 장치 및 방법
US20250278332A1 (en) * 2024-02-29 2025-09-04 SK Hynix Inc. Integrated circuit and memory system including ecc circuit
KR102857926B1 (ko) * 2024-04-15 2025-09-15 한국과학기술원 Ldpc 코드의 경판정 성질을 활용한 dvb-s2 표준 ldpc 반복 복호의 종료 기준 설계 방법 및 시스템
US20260106632A1 (en) * 2024-10-10 2026-04-16 Avago Technologies International Sales Pte. Limited Systems and methods for concurrent decoding of product lifted low density parity check (ldpc) codes

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7000177B1 (en) * 2000-06-28 2006-02-14 Marvell International Ltd. Parity check matrix and method of forming thereof
US7072417B1 (en) * 2000-06-28 2006-07-04 Marvell International Ltd. LDPC encoder and method thereof
US7000168B2 (en) * 2001-06-06 2006-02-14 Seagate Technology Llc Method and coding apparatus using low density parity check codes for data storage or data transmission
US6938196B2 (en) * 2001-06-15 2005-08-30 Flarion Technologies, Inc. Node processors for use in parity check decoders
US6633856B2 (en) * 2001-06-15 2003-10-14 Flarion Technologies, Inc. Methods and apparatus for decoding LDPC codes
CN100448170C (zh) * 2002-07-02 2008-12-31 三菱电机株式会社 检查矩阵生成方法及检查矩阵生成装置
CN1593012B (zh) * 2002-07-03 2015-05-20 Dtvg许可公司 一种用于通信系统中编码信号的装置和方法
KR100543154B1 (ko) * 2002-07-26 2006-01-20 휴우즈 일렉트로닉스 코오포레이션 저밀도 패리티 검사 코드 생성 방법 및 시스템
US7178080B2 (en) * 2002-08-15 2007-02-13 Texas Instruments Incorporated Hardware-efficient low density parity check code for digital communications
US7162684B2 (en) * 2003-01-27 2007-01-09 Texas Instruments Incorporated Efficient encoder for low-density-parity-check codes
KR100996029B1 (ko) * 2003-04-29 2010-11-22 삼성전자주식회사 저밀도 패리티 검사 코드의 부호화 장치 및 방법
JP4225163B2 (ja) * 2003-05-13 2009-02-18 ソニー株式会社 復号装置および復号方法、並びにプログラム
KR100809619B1 (ko) * 2003-08-26 2008-03-05 삼성전자주식회사 이동 통신 시스템에서 블록 저밀도 패러티 검사 부호부호화/복호 장치 및 방법
US7260763B2 (en) * 2004-03-11 2007-08-21 Nortel Networks Limited Algebraic low-density parity check code design for variable block sizes and code rates
US7281192B2 (en) * 2004-04-05 2007-10-09 Broadcom Corporation LDPC (Low Density Parity Check) coded signal decoding using parallel and simultaneous bit node and check node processing
US7165205B2 (en) * 2004-05-14 2007-01-16 Motorola, Inc. Method and apparatus for encoding and decoding data
US7143333B2 (en) * 2004-08-09 2006-11-28 Motorola, Inc. Method and apparatus for encoding and decoding data

Also Published As

Publication number Publication date
KR20070062534A (ko) 2007-06-15
US20080104474A1 (en) 2008-05-01
JP2008515342A (ja) 2008-05-08
EP1800408A1 (en) 2007-06-27
CN101032084B (zh) 2010-05-05
WO2006055086A1 (en) 2006-05-26
CN101032084A (zh) 2007-09-05

Similar Documents

Publication Publication Date Title
MXPA05008095A (es) Formacion escalonada de modo robusto con multiples retrasos para senales de resolucion multiple.
EP1494358A3 (en) Method and system for generating parallel decodable low density parity check (LDPC) codes
BRPI0712926A8 (pt) estrutura de preâmbulo e aquisição para um sistema de comunicação sem fio
BRPI0717221B8 (pt) método e aparelho de proteção de erro para uso em um sistema de radiocomunicações de múltiplas entradas e múltiplas saídas
EA201070629A1 (ru) Устройство и способ обработки данных, а также устройство и способ кодирования
BR9909975A (pt) Processo de transmitir informação, sistema de transmissão de diversidade para transmitir informação, processo de receber informação, e, terminal de usuário para receber informação
BRPI0510999A (pt) dispositivo de eletrodesionização e métodos de uso
TW200705106A (en) Positive photosensitive composition and pattern forming method using the same
AR043149A1 (es) Metodo para controlar la decodificacion de una pluralidad de corrientes de transporte de programas, sistema receptor y dispositivo seguro portatil.
BRPI0900659A2 (pt) fornecimento de informações de patrocìnio ao longo de mensagens de tráfego
BR0212645A (pt) Arquitetura de tubulação para decodificadores máximos a posteriori (map)
BRPI0910434A8 (pt) sinalização de configuração multi-antena em sistema de comunicação sem fio
NO20090801L (no) Forbedret gjennomstromning i et system omfattende varige tildelninger
BR0104453A (pt) Sistema e método de decodificação de dados codificados e meio de instruções legivél por computador
WO2006105108A3 (en) Multigraph optical character reader enhancement systems and methods
MX2009012294A (es) Dispositivos de recepcion y transmision digital para transmitir y recibir flujos, y sus metodos de procesamiento.
Neutze et al. Corruption, democracy, and investment in Ukraine
BRPI0511802A (pt) processo para criação de meios para uso em separadores de ar/óleo
BR9916640A (pt) Método de quantificação para decodificador iterativo em um sistema de comunicação
AR110579A1 (es) Método de codificación de vídeo, método de decodificación de vídeo, dispositivo de codificación de vídeo y dispositivo de decodificación de vídeo
BRPI0418579A (pt) codificação cruzada de informações de canais independentes
Ohno Erratum: Theoretical study of Auger-photoelectron coincidence, Auger-electron, and x-ray emission spectra of Ni metal and related systems [Phys. Rev. B 58, 12 795 (1998)]
Orr et al. Anthropogenic decline in high-latitude ocean carbonate by 2100
Assem et al. Some characterisations of supported algebras
HUP0400489A2 (hu) Eszközkészlet közvetlen információ-forgalom interneten keresztül történő biztonságos lebonyolítására

Legal Events

Date Code Title Description
B08F Application fees: application dismissed [chapter 8.6 patent gazette]

Free format text: REFERENTE A 7A ANUIDADE.

B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]

Free format text: REFERENTE AO DESPACHO 8.6 PUBLICADO NA RPI 2167 DE 17/07/2012.