BRPI0519042A2 - mÉtodo, aparelho, e produto de programa de computador para conectar a primeira unidade À segunda unidade atravÉs do barramento, mÉtodo, aparelho e produto de programa de computador para comunicar dados da primeira unidade para a segunda unidade atravÉs do barramento, e, cartço de memària - Google Patents

mÉtodo, aparelho, e produto de programa de computador para conectar a primeira unidade À segunda unidade atravÉs do barramento, mÉtodo, aparelho e produto de programa de computador para comunicar dados da primeira unidade para a segunda unidade atravÉs do barramento, e, cartço de memària

Info

Publication number
BRPI0519042A2
BRPI0519042A2 BRPI0519042-8A BRPI0519042A BRPI0519042A2 BR PI0519042 A2 BRPI0519042 A2 BR PI0519042A2 BR PI0519042 A BRPI0519042 A BR PI0519042A BR PI0519042 A2 BRPI0519042 A2 BR PI0519042A2
Authority
BR
Brazil
Prior art keywords
unit
bus
computer program
program product
unit via
Prior art date
Application number
BRPI0519042-8A
Other languages
English (en)
Inventor
Kimmo Milly
Jani Hyvonen
Original Assignee
Nokia Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=36385977&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=BRPI0519042(A2) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Nokia Corp filed Critical Nokia Corp
Publication of BRPI0519042A2 publication Critical patent/BRPI0519042A2/pt

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1063Control signal output circuits, e.g. status or busy flags, feedback command signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Read Only Memory (AREA)
  • Communication Control (AREA)
  • Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)
  • Stored Programmes (AREA)
  • Computer And Data Communications (AREA)

Abstract

MÉTODO, APARELHO, E PRODUTO DE PROGRAMA DE COMPUTADOR PARA CONECTAR A PRIMEIRA UNIDADE À SEGUNDA UNIDADE ATRAVÉS DO BARRAMENTO, MÉTODO, APARELHO E PRODUTO DE PROGRAMA DE COMPUTADOR PARA COMUNICAR DADOS DA PRIMEIRA UNIDADE PARA A SEGUNDA UNIDADE ATRAVÉS DO BARRAMENTO, E, CARTçO DE MEMàRIA. Método para comunicar dados da primeira unidade para a segunda unidade através do barramento inclui iniciar uma transferência de dados de n-bíoco, onde n>1; para o primeiro bloco de dados n-1 transferido da primeira unidade para a segunda unidade, controlar o sinal de status gerado pela segunda unidade para ser o sinal de status da memória intermediária ocupada/pronta após cada um dos blocos de dados n-1 informar à primeira unidade quando a primeira unidade pode transferir o próximo bloco de dados; e para o bloco de dados n^ n^ transferido da primeira unidade para a segunda unidade, controlar o sinal de status para ser o sinal de status de programação ocupada/pronta após o bloco de dados n^ n^ informar à primeira unidade o término da programação interna, se houver, pela segunda unidade.
BRPI0519042-8A 2004-11-17 2005-11-03 mÉtodo, aparelho, e produto de programa de computador para conectar a primeira unidade À segunda unidade atravÉs do barramento, mÉtodo, aparelho e produto de programa de computador para comunicar dados da primeira unidade para a segunda unidade atravÉs do barramento, e, cartço de memària BRPI0519042A2 (pt)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US62909804P 2004-11-17 2004-11-17
US11/250,711 US7565469B2 (en) 2004-11-17 2005-10-14 Multimedia card interface method, computer program product and apparatus
PCT/IB2005/003279 WO2006054136A1 (en) 2004-11-17 2005-11-03 Multimedia card interface method, computer program product and apparatus

Publications (1)

Publication Number Publication Date
BRPI0519042A2 true BRPI0519042A2 (pt) 2008-12-23

Family

ID=36385977

Family Applications (1)

Application Number Title Priority Date Filing Date
BRPI0519042-8A BRPI0519042A2 (pt) 2004-11-17 2005-11-03 mÉtodo, aparelho, e produto de programa de computador para conectar a primeira unidade À segunda unidade atravÉs do barramento, mÉtodo, aparelho e produto de programa de computador para comunicar dados da primeira unidade para a segunda unidade atravÉs do barramento, e, cartço de memària

Country Status (12)

Country Link
US (1) US7565469B2 (pt)
EP (1) EP1820110B1 (pt)
JP (1) JP4739349B2 (pt)
KR (1) KR100919159B1 (pt)
AT (1) ATE478386T1 (pt)
AU (1) AU2005305564B2 (pt)
BR (1) BRPI0519042A2 (pt)
CA (2) CA2587681C (pt)
DE (1) DE602005023049D1 (pt)
MX (1) MX2007005812A (pt)
RU (1) RU2416819C2 (pt)
WO (1) WO2006054136A1 (pt)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7565469B2 (en) * 2004-11-17 2009-07-21 Nokia Corporation Multimedia card interface method, computer program product and apparatus
US20080082750A1 (en) * 2006-09-28 2008-04-03 Okin Kenneth A Methods of communicating to, memory modules in a memory channel
KR100966374B1 (ko) 2007-08-27 2010-07-01 삼성엘이디 주식회사 백색 led를 이용한 면광원 및 이를 구비한 lcd백라이트 유닛
JP2009086988A (ja) * 2007-09-28 2009-04-23 Toshiba Corp メモリカード
US8200864B1 (en) * 2010-03-02 2012-06-12 Amazon Technologies, Inc. Pre-defined multiblock transfers
US8843692B2 (en) * 2010-04-27 2014-09-23 Conversant Intellectual Property Management Inc. System of interconnected nonvolatile memories having automatic status packet
US9552206B2 (en) * 2010-11-18 2017-01-24 Texas Instruments Incorporated Integrated circuit with control node circuitry and processing circuitry
US10122889B1 (en) 2017-05-08 2018-11-06 Bank Of America Corporation Device for generating a resource distribution document with physical authentication markers
TWI714487B (zh) * 2017-12-28 2020-12-21 慧榮科技股份有限公司 記憶卡控制器以及使用於記憶卡控制器的方法

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3134819B2 (ja) 1997-06-04 2001-02-13 ソニー株式会社 データ処理装置
US7003593B2 (en) * 1997-12-17 2006-02-21 Src Computers, Inc. Computer system architecture and memory controller for close-coupling within a hybrid processing system utilizing an adaptive processor interface port
US6279114B1 (en) * 1998-11-04 2001-08-21 Sandisk Corporation Voltage negotiation in a single host multiple cards system
EP1073006A1 (en) * 1999-07-26 2001-01-31 Molex Incorporated Chip card ejector system
US7243185B2 (en) * 2004-04-05 2007-07-10 Super Talent Electronics, Inc. Flash memory system with a high-speed flash controller
JP3815936B2 (ja) * 2000-01-25 2006-08-30 株式会社ルネサステクノロジ Icカード
JP4185680B2 (ja) * 2001-07-09 2008-11-26 株式会社ルネサステクノロジ 記憶装置
JP3865629B2 (ja) * 2001-07-09 2007-01-10 株式会社ルネサステクノロジ 記憶装置
DE60239570D1 (de) 2001-07-25 2011-05-05 Sony Corp Schnittstellenvorrichtung
JP3839288B2 (ja) * 2001-09-12 2006-11-01 株式会社ルネサステクノロジ メモリカード
GB0123416D0 (en) * 2001-09-28 2001-11-21 Memquest Ltd Non-volatile memory control
JP2003242470A (ja) * 2002-02-21 2003-08-29 Sony Corp 外部接続機器及びホスト機器
US20040064612A1 (en) * 2002-09-26 2004-04-01 Sandisk Corporation Method and system for using a memory card protocol inside a bus protocol
US6917992B2 (en) * 2002-09-30 2005-07-12 Intel Corporation Method and apparatus for efficient command queuing within a serial ATA environment
WO2004036440A1 (ja) 2002-10-16 2004-04-29 Matsushita Electric Industrial Co., Ltd. Icカード、データ転送装置、データ転送方法及びデータ転送方法のプログラム
US6977656B1 (en) * 2003-07-28 2005-12-20 Neomagic Corp. Two-layer display-refresh and video-overlay arbitration of both DRAM and SRAM memories
US8429313B2 (en) * 2004-05-27 2013-04-23 Sandisk Technologies Inc. Configurable ready/busy control
US7466588B2 (en) * 2004-10-07 2008-12-16 Nokia Corporation Method for improving programming speed in memory devices
US7565469B2 (en) * 2004-11-17 2009-07-21 Nokia Corporation Multimedia card interface method, computer program product and apparatus

Also Published As

Publication number Publication date
EP1820110B1 (en) 2010-08-18
JP4739349B2 (ja) 2011-08-03
JP2008521080A (ja) 2008-06-19
ATE478386T1 (de) 2010-09-15
AU2005305564A1 (en) 2006-05-26
RU2416819C2 (ru) 2011-04-20
WO2006054136A8 (en) 2007-08-02
EP1820110A1 (en) 2007-08-22
WO2006054136A1 (en) 2006-05-26
US7565469B2 (en) 2009-07-21
US20060103948A1 (en) 2006-05-18
KR20070086197A (ko) 2007-08-27
CA2723056A1 (en) 2006-05-26
HK1110971A1 (zh) 2008-07-25
KR100919159B1 (ko) 2009-09-28
DE602005023049D1 (de) 2010-09-30
RU2007119309A (ru) 2008-12-27
CA2587681C (en) 2012-01-10
MX2007005812A (es) 2007-07-20
AU2005305564B2 (en) 2010-07-15
CA2723056C (en) 2014-01-07
CA2587681A1 (en) 2006-05-26

Similar Documents

Publication Publication Date Title
CN103999159B (zh) 用于对存储器响应进行排序的存储器设备、计算机系统及方法
TW200737201A (en) Multiple independent serial link memory
DE60323266D1 (de) Kommunikationssystem und verfahren
AU2002352428A8 (en) System, method, and computer program product for data transfer reporting for an application
TW200636488A (en) Methods and apparatus for secure data processing and transmission
ATE425622T1 (de) Datenübertragungsgerät, datenempfangsgerät, datenübertragungssystem und datenübertragungsverfahren
MY138193A (en) A data processing apparatus and method for moving data between registers and memory
EE200400053A (et) Meetod ja süsteem andmete töötlemiseks elektroonilises seadmes, elektrooniline seade ja töötlusplokk
FI20035218A0 (fi) Päätelaitteen konfigurointi
BRPI0519042A2 (pt) mÉtodo, aparelho, e produto de programa de computador para conectar a primeira unidade À segunda unidade atravÉs do barramento, mÉtodo, aparelho e produto de programa de computador para comunicar dados da primeira unidade para a segunda unidade atravÉs do barramento, e, cartço de memària
EP1327939A3 (en) Ring bus system
ATE454014T1 (de) Bilddatenstruktur für direkten speicherzugriff
ATE512525T1 (de) Verfahren zum übertragen von feldbus-daten sowie feldbus-kommunikationssystem
JP2005148924A5 (pt)
US20080250183A1 (en) Stream under-run/over-run recovery
TW200609727A (en) Method and apparatus for dynamic hosting partition page assignment
WO2005022830A3 (en) High availability system based on separated control and traffic system
TW200643724A (en) System for improving bandwidth among a plurality of memory controllers and method thereof
ATE293864T1 (de) Netzschnittstelle
WO2004111835A3 (en) Data processing apparatus and method for transferring data values between a register file and a memory
JP2006072592A5 (pt)
ATE540342T1 (de) Serielles bussystem, teilnehmervorrichtung und an die teilnehmervorrichtung anschliessbare eingabe- /ausgabekarte
TW200511027A (en) Information processing apparatus, memory, information processing method, and program
US9087036B1 (en) Methods and apparatuses for time annotated transaction level modeling
TW200613990A (en) Method and related apparatus for internal data accessing of computer system

Legal Events

Date Code Title Description
B11A Dismissal acc. art.33 of ipl - examination not requested within 36 months of filing
B11N Dismissal: publication cancelled [chapter 11.14 patent gazette]

Free format text: REFERENTE A RPI NO 2059 DE 22/06/2010.

B08F Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette]

Free format text: REFERENTE AS 9A E 10A ANUIDADES.

B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]

Free format text: EM VIRTUDE DO ARQUIVAMENTO PUBLICADO NA RPI 2342 DE 24-11-2015 E CONSIDERANDO AUSENCIA DE MANIFESTACAO DENTRO DOS PRAZOS LEGAIS, INFORMO QUE CABE SER MANTIDO O ARQUIVAMENTO DO PEDIDO DE PATENTE, CONFORME O DISPOSTO NO ARTIGO 12, DA RESOLUCAO 113/2013.