CA1091809A - Circuit logique combinatoire - Google Patents
Circuit logique combinatoireInfo
- Publication number
- CA1091809A CA1091809A CA295,797A CA295797A CA1091809A CA 1091809 A CA1091809 A CA 1091809A CA 295797 A CA295797 A CA 295797A CA 1091809 A CA1091809 A CA 1091809A
- Authority
- CA
- Canada
- Prior art keywords
- circuit
- segments
- word
- words
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/607—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers number-of-ones counters, i.e. devices for counting the number of input lines set to ONE among a plurality of input lines, also called bit counters or parallel counters
Landscapes
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Mathematical Optimization (AREA)
- Mathematical Analysis (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Logic Circuits (AREA)
- Image Processing (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US78097677A | 1977-03-24 | 1977-03-24 | |
| US780,976 | 1977-03-24 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1091809A true CA1091809A (fr) | 1980-12-16 |
Family
ID=25121265
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA295,797A Expired CA1091809A (fr) | 1977-03-24 | 1978-01-27 | Circuit logique combinatoire |
Country Status (10)
| Country | Link |
|---|---|
| JP (1) | JPS53118359A (fr) |
| AU (1) | AU519782B2 (fr) |
| BE (1) | BE865184A (fr) |
| CA (1) | CA1091809A (fr) |
| DE (1) | DE2811947A1 (fr) |
| ES (1) | ES468136A1 (fr) |
| FR (1) | FR2385146A1 (fr) |
| GB (1) | GB1597089A (fr) |
| IT (1) | IT1156932B (fr) |
| NL (1) | NL7803055A (fr) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3634658A (en) * | 1970-03-19 | 1972-01-11 | Sperry Rand Corp | Parallel bit counter |
| US3711692A (en) * | 1971-03-15 | 1973-01-16 | Goodyear Aerospace Corp | Determination of number of ones in a data field by addition |
-
1978
- 1978-01-27 CA CA295,797A patent/CA1091809A/fr not_active Expired
- 1978-03-18 DE DE19782811947 patent/DE2811947A1/de not_active Ceased
- 1978-03-20 FR FR7807973A patent/FR2385146A1/fr active Pending
- 1978-03-21 NL NL7803055A patent/NL7803055A/xx not_active Application Discontinuation
- 1978-03-21 AU AU34361/78A patent/AU519782B2/en not_active Expired
- 1978-03-22 GB GB11481/78A patent/GB1597089A/en not_active Expired
- 1978-03-22 ES ES468136A patent/ES468136A1/es not_active Expired
- 1978-03-22 BE BE186175A patent/BE865184A/fr not_active IP Right Cessation
- 1978-03-23 IT IT67652/78A patent/IT1156932B/it active
- 1978-03-24 JP JP3320278A patent/JPS53118359A/ja active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| FR2385146A1 (fr) | 1978-10-20 |
| IT1156932B (it) | 1987-02-04 |
| BE865184A (fr) | 1978-07-17 |
| GB1597089A (en) | 1981-09-03 |
| IT7867652A0 (it) | 1978-03-23 |
| DE2811947A1 (de) | 1978-10-05 |
| JPS53118359A (en) | 1978-10-16 |
| ES468136A1 (es) | 1979-01-01 |
| AU3436178A (en) | 1979-09-27 |
| AU519782B2 (en) | 1981-12-24 |
| NL7803055A (nl) | 1978-09-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4189716A (en) | Circuit for determining the number of ones in a binary signal | |
| JP2879070B2 (ja) | プログラム可能論理ユニット及び信号プロセッサ | |
| US4296469A (en) | Execution unit for data processor using segmented bus structure | |
| US3843876A (en) | Electronic digital adder having a high speed carry propagation line | |
| US3988717A (en) | General purpose computer or logic chip and system | |
| US4369500A (en) | High speed NXM bit digital, repeated addition type multiplying circuit | |
| US4208728A (en) | Programable logic array | |
| EP0303009B1 (fr) | Générateur de signal d'adressage circulaire | |
| US4417314A (en) | Parallel operating mode arithmetic logic unit apparatus | |
| US3576984A (en) | Multifunction logic network | |
| WO1981000472A1 (fr) | Circuit a increment/decrement | |
| JPH1185507A (ja) | 中央処理装置およびマイクロコンピュータシステム | |
| US20030120694A1 (en) | Method and apparatus for use in booth-encoded multiplication | |
| US4231024A (en) | Device for a digital arithmetic processing apparatus | |
| US20040172497A1 (en) | Address decoding method and related apparatus by comparing mutually exclusive bit-patterns of addresses | |
| US5146424A (en) | Digital adder having a high-speed low-capacitance carry bypass signal path | |
| US4677584A (en) | Data processing system with an arithmetic logic unit having improved carry look ahead | |
| GB1597089A (en) | Logic circuits | |
| US4805130A (en) | Arithmetic and logic circuit stage | |
| CA1260559A (fr) | Generateur de signaux de masquage | |
| EP0302764B1 (fr) | Circuit pour comparer les valeurs de signaux binaires | |
| RU2043651C1 (ru) | Устройство для сложения | |
| US6114945A (en) | Apparatus and method for programmable fast comparison of a result of a logic operation with an selected result | |
| US5471161A (en) | Circuit for calculating the minimum value | |
| KR100248821B1 (ko) | 연산논리 장치의 전가산기 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |