CA1100196A - Circuits logiques ternaires a circuits integres cmos - Google Patents

Circuits logiques ternaires a circuits integres cmos

Info

Publication number
CA1100196A
CA1100196A CA277,906A CA277906A CA1100196A CA 1100196 A CA1100196 A CA 1100196A CA 277906 A CA277906 A CA 277906A CA 1100196 A CA1100196 A CA 1100196A
Authority
CA
Canada
Prior art keywords
ternary
type
input
tri
valued
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA277,906A
Other languages
English (en)
Inventor
Hussein T. Mouftah
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CA357,109A priority Critical patent/CA1109128A/fr
Priority to CA357,108A priority patent/CA1109127A/fr
Application granted granted Critical
Publication of CA1100196A publication Critical patent/CA1100196A/fr
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K29/00—Pulse counters comprising multi-stable elements, e.g. for ternary scale, for decimal scale; Analogous frequency dividers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/09425—Multistate logic
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/038—Multistable circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/3568—Multistable circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
CA277,906A 1976-05-19 1977-05-06 Circuits logiques ternaires a circuits integres cmos Expired CA1100196A (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CA357,109A CA1109128A (fr) 1977-05-06 1980-07-25 Circuits logiques ternaires avec circuits integres cmos
CA357,108A CA1109127A (fr) 1977-05-06 1980-07-25 Circuits logiques ternaires avec circuits integres cmos

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB2066876A GB1563821A (en) 1976-05-19 1976-05-19 Ternary logic circuits with cmos devices
GB20668/76 1976-05-19

Publications (1)

Publication Number Publication Date
CA1100196A true CA1100196A (fr) 1981-04-28

Family

ID=10149694

Family Applications (1)

Application Number Title Priority Date Filing Date
CA277,906A Expired CA1100196A (fr) 1976-05-19 1977-05-06 Circuits logiques ternaires a circuits integres cmos

Country Status (2)

Country Link
CA (1) CA1100196A (fr)
GB (1) GB1563821A (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4518875A (en) * 1982-06-04 1985-05-21 Aytac Haluk M Three-level MOS logic circuit
RU2281605C2 (ru) * 2004-11-01 2006-08-10 Николай Дмитриевич Попов Логическое устройство "и"
RU2287895C2 (ru) * 2004-11-01 2006-11-20 Николай Дмитриевич Попов Логическое устройство "отрицание" (варианты)

Also Published As

Publication number Publication date
GB1563821A (en) 1980-04-02

Similar Documents

Publication Publication Date Title
US4107549A (en) Ternary logic circuits with CMOS integrated circuits
US4710650A (en) Dual domino CMOS logic circuit, including complementary vectorization and integration
EP0456399B1 (fr) Module logique composé de blocs configurables combinatoires et séquentiels
US4032894A (en) Logic array with enhanced flexibility
US4710649A (en) Transmission-gate structured logic circuits
US4041326A (en) High speed complementary output exclusive OR/NOR circuit
Mouftah et al. Design of ternary COS/MOS memory and sequential circuits
US4157589A (en) Arithmetic logic apparatus
JPS60500794A (ja) ５個のトランジスタを含むｃｍｏｓラッチ・セルおよび該セルを用いたスタティック・フリップフロップ
US4749886A (en) Reduced parallel EXCLUSIVE or and EXCLUSIVE NOR gate
US3691401A (en) Convertible nand/nor gate
US3925684A (en) Universal logic gate
US4644185A (en) Self clocking CMOS latch
US5479112A (en) Logic gate with matched output rise and fall times and method of construction
EP0083181B1 (fr) Cicuit logique intégré
CA1100196A (fr) Circuits logiques ternaires a circuits integres cmos
EP0318075B1 (fr) Circuit à retenue anticipée pour utilisation dans un additionneur
US4092522A (en) 5-Bit counter/shift register utilizing current mode logic
US3851185A (en) Blanking circuit
US4918640A (en) Adder cell having a sum part and a carry part
EP0507441B1 (fr) Circuit compteur
US11152942B2 (en) Three-input exclusive NOR/OR gate using a CMOS circuit
CA1109128A (fr) Circuits logiques ternaires avec circuits integres cmos
CA1109127A (fr) Circuits logiques ternaires avec circuits integres cmos
EP0384000B1 (fr) Circuit logique cascode en CMOS entièrement statique pour commutation de tension

Legal Events

Date Code Title Description
MKEX Expiry