CA1117664A - Bus de systeme de transmission de donnees a sequences chevauchees - Google Patents

Bus de systeme de transmission de donnees a sequences chevauchees

Info

Publication number
CA1117664A
CA1117664A CA000314182A CA314182A CA1117664A CA 1117664 A CA1117664 A CA 1117664A CA 000314182 A CA000314182 A CA 000314182A CA 314182 A CA314182 A CA 314182A CA 1117664 A CA1117664 A CA 1117664A
Authority
CA
Canada
Prior art keywords
information
signals
nexus
transfer
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000314182A
Other languages
English (en)
Inventor
Richard J. Casabona
David P. Rodgers
Robert E. Stewart
John V. Levy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Application granted granted Critical
Publication of CA1117664A publication Critical patent/CA1117664A/fr
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/374—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a self-select method with individual priority code comparator

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Small-Scale Networks (AREA)
  • Bus Control (AREA)
  • Communication Control (AREA)
CA000314182A 1977-10-25 1978-10-25 Bus de systeme de transmission de donnees a sequences chevauchees Expired CA1117664A (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US84541577A 1977-10-25 1977-10-25
US845,415 1992-03-03

Publications (1)

Publication Number Publication Date
CA1117664A true CA1117664A (fr) 1982-02-02

Family

ID=25295188

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000314182A Expired CA1117664A (fr) 1977-10-25 1978-10-25 Bus de systeme de transmission de donnees a sequences chevauchees

Country Status (8)

Country Link
JP (1) JPS5484939A (fr)
AU (1) AU520317B2 (fr)
CA (1) CA1117664A (fr)
DE (1) DE2846487A1 (fr)
ES (1) ES474428A1 (fr)
FR (1) FR2407523B1 (fr)
GB (1) GB2007890B (fr)
IT (1) IT1192335B (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4381542A (en) * 1980-10-20 1983-04-26 Digital Equipment Corporation System for interrupt arbitration
JPS5833770A (ja) * 1981-08-24 1983-02-28 Sony Corp デジタルデ−タのプログラム転送方法
US4683530A (en) * 1984-04-10 1987-07-28 Telemecanique Electrique Serial information transfer protocol
US4827409A (en) * 1986-07-24 1989-05-02 Digital Equipment Corporation High speed interconnect unit for digital data processing system
GB2273376B (en) * 1992-12-11 1997-03-12 Sony Corp Data processing

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3614740A (en) * 1970-03-23 1971-10-19 Digital Equipment Corp Data processing system with circuits for transferring between operating routines, interruption routines and subroutines
US3614741A (en) * 1970-03-23 1971-10-19 Digital Equipment Corp Data processing system with instruction addresses identifying one of a plurality of registers including the program counter
US3710324A (en) * 1970-04-01 1973-01-09 Digital Equipment Corp Data processing system
US3815099A (en) * 1970-04-01 1974-06-04 Digital Equipment Corp Data processing system
DE2259223A1 (de) * 1972-12-04 1974-06-27 Licentia Gmbh Schaltungsanordnung zum verbinden einer mehrzahl von binaere informationen abgebende als auch aufnehmende einrichtungen
US3916108A (en) * 1973-11-09 1975-10-28 Multiplex Communicat Inc Tdm communication system with centralized time slot address distribution
US3999163A (en) * 1974-01-10 1976-12-21 Digital Equipment Corporation Secondary storage facility for data processing systems
US3997896A (en) * 1975-06-30 1976-12-14 Honeywell Information Systems, Inc. Data processing system providing split bus cycle operation
CH613061A5 (en) * 1975-06-30 1979-08-31 Honeywell Inf Systems Computer apparatus including an omnibus line
US3983540A (en) * 1975-09-08 1976-09-28 Honeywell Inc. Rapid bus priority resolution

Also Published As

Publication number Publication date
AU520317B2 (en) 1982-01-28
IT1192335B (it) 1988-03-31
GB2007890B (en) 1982-07-14
FR2407523B1 (fr) 1988-05-13
AU4103778A (en) 1980-05-08
ES474428A1 (es) 1979-04-16
JPS616424B2 (fr) 1986-02-26
IT7869443A0 (it) 1978-10-24
GB2007890A (en) 1979-05-23
JPS5484939A (en) 1979-07-06
DE2846487A1 (de) 1979-04-26
FR2407523A1 (fr) 1979-05-25

Similar Documents

Publication Publication Date Title
US4229791A (en) Distributed arbitration circuitry for data processing system
US4236207A (en) Memory initialization circuit
US4232366A (en) Bus for a data processing system with overlapped sequences
US4769768A (en) Method and apparatus for requesting service of interrupts by selected number of processors
US4706190A (en) Retry mechanism for releasing control of a communications path in digital computer system
US4499536A (en) Signal transfer timing control using stored data relating to operating speeds of memory and processor
US5509124A (en) Coupled synchronous-asychronous bus structure for transferring data between a plurality of peripheral input/output controllers and a main data store
CA1158363A (fr) Systeme multiprocesseur
CA1196108A (fr) Unite speciale de traitement d'instructions pour systeme de traitement de donnees
US4319323A (en) Communications device for data processing system
US4763249A (en) Bus device for use in a computer system having a synchronous bus
US4500958A (en) Memory controller with data rotation arrangement
EP0139563B1 (fr) Mécanisme de commande pour système multi-processeur
US4181974A (en) System providing multiple outstanding information requests
EP0301610B1 (fr) Appareil de traitement de données pour raccordement avec un bus de communication commun dans un système de traitement de données
US4381542A (en) System for interrupt arbitration
US4648030A (en) Cache invalidation mechanism for multiprocessor systems
US3902162A (en) Data communication system incorporating programmable front end processor having multiple peripheral units
US4939636A (en) Memory management unit
US4509115A (en) Two-port memory controller
US5199106A (en) Input output interface controller connecting a synchronous bus to an asynchronous bus and methods for performing operations on the bus
US4245303A (en) Memory for data processing system with command and data buffering
CA1117664A (fr) Bus de systeme de transmission de donnees a sequences chevauchees
CA1143854A (fr) Appareil d'interconnexion d'unites de systeme de traitement de donnees
CA1145001A (fr) Systeme de traitement de donnees a resolution de priorite de bus centralisee

Legal Events

Date Code Title Description
MKEX Expiry