CA1161910A - Boucle d'asservissement et de phase-frequence entierement numerique - Google Patents
Boucle d'asservissement et de phase-frequence entierement numeriqueInfo
- Publication number
- CA1161910A CA1161910A CA000405495A CA405495A CA1161910A CA 1161910 A CA1161910 A CA 1161910A CA 000405495 A CA000405495 A CA 000405495A CA 405495 A CA405495 A CA 405495A CA 1161910 A CA1161910 A CA 1161910A
- Authority
- CA
- Canada
- Prior art keywords
- counter
- input
- frequency
- output
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
- H03L7/0992—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CA000405495A CA1161910A (fr) | 1982-06-18 | 1982-06-18 | Boucle d'asservissement et de phase-frequence entierement numerique |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CA000405495A CA1161910A (fr) | 1982-06-18 | 1982-06-18 | Boucle d'asservissement et de phase-frequence entierement numerique |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1161910A true CA1161910A (fr) | 1984-02-07 |
Family
ID=4123046
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000405495A Expired CA1161910A (fr) | 1982-06-18 | 1982-06-18 | Boucle d'asservissement et de phase-frequence entierement numerique |
Country Status (1)
| Country | Link |
|---|---|
| CA (1) | CA1161910A (fr) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1994026033A1 (fr) * | 1993-05-03 | 1994-11-10 | Nokia Telecommunications Oy | Oscillator a commande numerique et boucle a phase bloquee numerique asservie |
| CN109039331A (zh) * | 2018-10-30 | 2018-12-18 | 中国电子科技集团公司第五十四研究所 | 一种用于本振电路的全数字8/9预分频电路 |
-
1982
- 1982-06-18 CA CA000405495A patent/CA1161910A/fr not_active Expired
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1994026033A1 (fr) * | 1993-05-03 | 1994-11-10 | Nokia Telecommunications Oy | Oscillator a commande numerique et boucle a phase bloquee numerique asservie |
| CN109039331A (zh) * | 2018-10-30 | 2018-12-18 | 中国电子科技集团公司第五十四研究所 | 一种用于本振电路的全数字8/9预分频电路 |
| CN109039331B (zh) * | 2018-10-30 | 2024-02-27 | 中国电子科技集团公司第五十四研究所 | 一种用于本振电路的全数字8/9预分频电路 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Hajimiri | Noise in phase-locked loops | |
| Kroupa | Noise properties of PLL systems | |
| Jung et al. | A dual-loop delay-locked loop using multiple voltage-controlled delay lines | |
| US4360788A (en) | Phase-locked loop frequency synthesizer | |
| Foley et al. | CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator | |
| US5955902A (en) | Frequency multiplier using a voltage controlled delay circuit | |
| CA2242413C (fr) | Oscillateur cmos hyperfrequence polyphase, commande en tension | |
| US5258724A (en) | Frequency synthesizer | |
| US7312663B2 (en) | Phase-locked loop having a bandwidth related to its input frequency | |
| US5870003A (en) | High frequency phase-locked loop circuit having reduced jitter | |
| Grebene | The monolithic phase-locked loop-a versatile building block | |
| US4720688A (en) | Frequency synthesizer | |
| EP0780985A1 (fr) | Système de boucle d'asservissement de phase | |
| JPH02180431A (ja) | 信号発生器 | |
| Yang et al. | An FBAR Driven− 261dB FOM Fractional-N PLL | |
| CA1161910A (fr) | Boucle d'asservissement et de phase-frequence entierement numerique | |
| Liang et al. | A 23.4 mW− 72-dBc reference spur 40 GHz CMOS PLL featuring a spur-compensation phase detector | |
| US6031426A (en) | Phase locked loop with digital vernier control | |
| US7466785B2 (en) | PLL with balanced quadricorrelator | |
| Sun et al. | A 1.0 V GHz range 0.13/spl mu/m CMOS frequency synthesizer | |
| Perez et al. | A comparison of the performance of three different phase locked oscillators fabricated at 21 GHz | |
| GB2267401A (en) | Frequency synthesizer | |
| WO2021194605A1 (fr) | Boucle à verrouillage de phase avec des transitoires à fréquence réduites | |
| Wang et al. | A 24.6-29.6 GHz Hybrid Sub-Sampling PLL with Tri-State Integral Path Achieving 44fs Jitter and-254.8 dB FOM in 28nm CMOS | |
| JP3527593B2 (ja) | フェーズド・ロックド・ループ回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |