CA1169976A - Interface memory system and method for writing into and reading from a large serial memory - Google Patents

Interface memory system and method for writing into and reading from a large serial memory

Info

Publication number
CA1169976A
CA1169976A CA000388373A CA388373A CA1169976A CA 1169976 A CA1169976 A CA 1169976A CA 000388373 A CA000388373 A CA 000388373A CA 388373 A CA388373 A CA 388373A CA 1169976 A CA1169976 A CA 1169976A
Authority
CA
Canada
Prior art keywords
memory
data
signal
address
group
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000388373A
Other languages
English (en)
French (fr)
Inventor
Bernard L. Reagan, Jr.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NCR Voyix Corp
Original Assignee
NCR Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NCR Corp filed Critical NCR Corp
Application granted granted Critical
Publication of CA1169976A publication Critical patent/CA1169976A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/007—Digital input from or digital output to memories of the shift register type
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/393—Arrangements for updating the contents of the bit-mapped memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Human Computer Interaction (AREA)
  • Image Processing (AREA)
  • Digital Computer Display Output (AREA)
  • Dram (AREA)
CA000388373A 1980-10-27 1981-10-20 Interface memory system and method for writing into and reading from a large serial memory Expired CA1169976A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US20083180A 1980-10-27 1980-10-27
US200,831 1980-10-27

Publications (1)

Publication Number Publication Date
CA1169976A true CA1169976A (en) 1984-06-26

Family

ID=22743392

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000388373A Expired CA1169976A (en) 1980-10-27 1981-10-20 Interface memory system and method for writing into and reading from a large serial memory

Country Status (4)

Country Link
EP (1) EP0062670A1 (de)
JP (1) JPS57501607A (de)
CA (1) CA1169976A (de)
WO (1) WO1982001608A1 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1197273B (it) * 1986-09-25 1988-11-30 Telettra Lab Telefon Sistema e dispositivi per interfacciare macchine asincrone tra loro
GB2215098B (en) * 1988-02-13 1992-09-09 Allan Mcintosh Memory mapping device

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3930238A (en) * 1974-04-25 1975-12-30 Raytheon Co Digital apparatus
GB1526232A (en) * 1975-10-08 1978-09-27 Texas Instruments Ltd Digital data storage systems
US4197590A (en) * 1976-01-19 1980-04-08 Nugraphics, Inc. Method for dynamically viewing image elements stored in a random access memory array
US4117473A (en) * 1977-01-25 1978-09-26 Phillips Petroleum Company Display system for displaying information in the form of a horizontally oriented curve on a raster type crt
US4276609A (en) * 1979-01-04 1981-06-30 Ncr Corporation CCD memory retrieval system
US4232376A (en) * 1979-03-15 1980-11-04 Rca Corporation Raster display refresh system
US4290105A (en) * 1979-04-02 1981-09-15 American Newspaper Publishers Association Method and apparatus for testing membership in a set through hash coding with allowable errors

Also Published As

Publication number Publication date
WO1982001608A1 (en) 1982-05-13
JPS57501607A (de) 1982-09-02
EP0062670A1 (de) 1982-10-20

Similar Documents

Publication Publication Date Title
EP0185294B1 (de) Anzeigegerät
US5635984A (en) Multi-picture control circuit and method for electronic still camera
US4682297A (en) Digital raster scan display system
US4755810A (en) Frame buffer memory
EP0071744B1 (de) Verfahren zur Bedienung einer Rechnereinrichtung zum Schreiben von Textzeichen auf eine graphische Darstellung
US5065346A (en) Method and apparatus for employing a buffer memory to allow low resolution video data to be simultaneously displayed in window fashion with high resolution video data
US5251298A (en) Method and apparatus for auxiliary pixel color management using monomap addresses which map to color pixel addresses
US4613852A (en) Display apparatus
US4649377A (en) Split image display control unit
EP0228459A1 (de) Generierung von bildfenstereinfassungen in einem bitkartierten graphischen endgerät.
EP0360903A1 (de) Steuergerät des die Tiefeninformation enthaltenden Buffers
EP0059349B1 (de) Anzeigesystem mit mehreren Bereichen zur Zeilenverschiebung des Bildschirminhalts
EP0215984B1 (de) Graphik-Anzeigegerät mit kombiniertem Bitpuffer und Zeichengraphikspeicherung
US5093902A (en) Memory control apparatus for accessing an image memory in cycle stealing fashion to read and write videotex signals
CA1169976A (en) Interface memory system and method for writing into and reading from a large serial memory
WO1992000570A1 (en) Graphics rendering systems
US4740927A (en) Bit addressable multidimensional array
US4916746A (en) Image rotation circuit
JPS6132089A (ja) 映像表示制御装置
JP3260913B2 (ja) 画像再生装置
JPS58211186A (ja) 分割画面表示制御方式
US5917506A (en) Fast data alignment display queue structure for image block transfer
US5678035A (en) Image data memory control unit
JPS5835592A (ja) 表示画面分割装置
JPS6019258A (ja) 記憶装置

Legal Events

Date Code Title Description
MKEX Expiry