CA1298355C - Registres a decalage a retroaction lineaire pour le brouillage des donnees - Google Patents

Registres a decalage a retroaction lineaire pour le brouillage des donnees

Info

Publication number
CA1298355C
CA1298355C CA000610506A CA610506A CA1298355C CA 1298355 C CA1298355 C CA 1298355C CA 000610506 A CA000610506 A CA 000610506A CA 610506 A CA610506 A CA 610506A CA 1298355 C CA1298355 C CA 1298355C
Authority
CA
Canada
Prior art keywords
linear feedback
shift register
storage cells
feedback shift
matrix
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CA000610506A
Other languages
English (en)
Inventor
James Ernest Dilley
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nortel Networks Ltd
Original Assignee
Northern Telecom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Northern Telecom Ltd filed Critical Northern Telecom Ltd
Priority to CA000610506A priority Critical patent/CA1298355C/fr
Application granted granted Critical
Publication of CA1298355C publication Critical patent/CA1298355C/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/84Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58Random or pseudo-random number generators
    • G06F7/582Pseudo-random number generators
    • G06F7/584Pseudo-random number generators using finite field arithmetic, e.g. using a linear feedback shift register
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03828Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties
    • H04L25/03866Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties using scrambling
    • H04L25/03872Parallel scrambling or descrambling
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/58Indexing scheme relating to groups G06F7/58 - G06F7/588
    • G06F2207/582Parallel finite field implementation, i.e. at least partially parallel implementation of finite field arithmetic, generating several new bits or trits per step, e.g. using a GF multiplier

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Error Detection And Correction (AREA)
CA000610506A 1989-09-06 1989-09-06 Registres a decalage a retroaction lineaire pour le brouillage des donnees Expired - Lifetime CA1298355C (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA000610506A CA1298355C (fr) 1989-09-06 1989-09-06 Registres a decalage a retroaction lineaire pour le brouillage des donnees

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA000610506A CA1298355C (fr) 1989-09-06 1989-09-06 Registres a decalage a retroaction lineaire pour le brouillage des donnees

Publications (1)

Publication Number Publication Date
CA1298355C true CA1298355C (fr) 1992-03-31

Family

ID=4140564

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000610506A Expired - Lifetime CA1298355C (fr) 1989-09-06 1989-09-06 Registres a decalage a retroaction lineaire pour le brouillage des donnees

Country Status (1)

Country Link
CA (1) CA1298355C (fr)

Similar Documents

Publication Publication Date Title
US4965881A (en) Linear feedback shift registers for data scrambling
KR940009843B1 (ko) 병렬 스크램블링 시스템
US5031129A (en) Parallel pseudo-random generator for emulating a serial pseudo-random generator and method for carrying out same
CA1283229C (fr) Brouillage rapide a des frequences d'horloge basses
US6192385B1 (en) Pseudorandom number generating method and pseudorandom number generator
JP3051223B2 (ja) セル送信回路
US7227875B2 (en) Interfacing to a data framer
US20040091106A1 (en) Scrambling of data streams having arbitrary data path widths
US4807290A (en) Self-synchronizing scrambler
US4663501A (en) Self-synchronizing descrambler
US7199732B1 (en) Data converter with reduced component count for padded-protocol interface
JPS612443A (ja) 自己同期型スクランブラ
CA1298355C (fr) Registres a decalage a retroaction lineaire pour le brouillage des donnees
US4669118A (en) Self-synchronizing descrambler
AU662187B2 (en) Partial word to full word parallel data shifter
US20030014451A1 (en) Method and machine for scrambling parallel data channels
EP1573509A2 (fr) Systeme et procede de generation de nombres aleatoires purs
KR200225972Y1 (ko) 디지털전송시스템을위한병렬스크램블러
KR200165284Y1 (ko) 병렬처리 스크램블러
JPH04250713A (ja) M系列生成回路
Kim et al. Realizations of parallel and multibit-parallel shift register generators
JP3310694B2 (ja) M系列擬似ランダム信号発生装置
JPS6356566B2 (fr)
KR100376319B1 (ko) 4채널의 에스티엠-1 및 1채널의 에스티엠-4 겸용스크램블링 장치
KR100243695B1 (ko) 리셋신호를 이용한 프레임 오프셋 신호 발생 장치

Legal Events

Date Code Title Description
MKEX Expiry