CA1338042C - Synchronisation adaptable - Google Patents

Synchronisation adaptable

Info

Publication number
CA1338042C
CA1338042C CA 569840 CA569840A CA1338042C CA 1338042 C CA1338042 C CA 1338042C CA 569840 CA569840 CA 569840 CA 569840 A CA569840 A CA 569840A CA 1338042 C CA1338042 C CA 1338042C
Authority
CA
Canada
Prior art keywords
signal
marker
received
transmitted
detecting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA 569840
Other languages
English (en)
Inventor
Thomas Charles Sparks
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nortel Networks Ltd
Original Assignee
Northern Telecom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Northern Telecom Ltd filed Critical Northern Telecom Ltd
Priority to CA 569840 priority Critical patent/CA1338042C/fr
Application granted granted Critical
Publication of CA1338042C publication Critical patent/CA1338042C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/099Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0992Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
    • H03L7/0993Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider and a circuit for adding and deleting pulses
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q11/00Selecting arrangements for multiplex systems
    • H04Q11/04Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0435Details
    • H04Q11/0471Terminal access circuits
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/0635Clock or time synchronisation in a network
    • H04J3/0682Clock or time synchronisation in a network by delay compensation, e.g. by compensation of propagation delay or variations thereof, by ranging
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0079Receiver details
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0091Transmitter details
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13174Data transmission, file transfer
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13209ISDN
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13214Clock signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13216Code signals, frame structure
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q2213/00Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1336Synchronisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
CA 569840 1988-06-17 1988-06-17 Synchronisation adaptable Expired - Fee Related CA1338042C (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA 569840 CA1338042C (fr) 1988-06-17 1988-06-17 Synchronisation adaptable

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA 569840 CA1338042C (fr) 1988-06-17 1988-06-17 Synchronisation adaptable

Publications (1)

Publication Number Publication Date
CA1338042C true CA1338042C (fr) 1996-02-06

Family

ID=33426188

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 569840 Expired - Fee Related CA1338042C (fr) 1988-06-17 1988-06-17 Synchronisation adaptable

Country Status (1)

Country Link
CA (1) CA1338042C (fr)

Similar Documents

Publication Publication Date Title
CA1105586A (fr) Dispositif de transmission de donnees numeriques
US4789996A (en) Center frequency high resolution digital phase-lock loop circuit
US5022057A (en) Bit synchronization circuit
US4680779A (en) Distributed clock synchronization in a digital data switching system
US5103464A (en) Method and apparatus for timing recovery in digital data communications systems
CA2021295C (fr) Detecteur de polarite pour lignes d'abonne
US4965811A (en) Adaptive timing
EP0028404B1 (fr) Récepteur de signaux en multifréquence de clavier codifiés en MIC
CA1270301A (fr) Dispositif de detection de differences de phase entre elements binaires
US3839599A (en) Line variation compensation system for synchronized pcm digital switching
EP0595911A1 (fr) Interface pour circuits de tarif de base.
US3636454A (en) Digital circuit discriminator for frequency-shift data signals
US4232387A (en) Data-transmission system using binary split-phase code
US4203003A (en) Frame search control for digital transmission system
US4495614A (en) Circuit for interfacing a processor to a line circuit
US5144624A (en) Direct digital access telecommunication system with signaling bit detection
US5461621A (en) Pair division multiplexer for digital communications
CA1217845A (fr) Dispositif numerique a asservissement de phase pour synchroniser les donnees de lignes de liaison numeriques
US3649758A (en) Frame synchronization system
US4519071A (en) Phase-locked loop and clock circuit for a line switch
US4782484A (en) Encoding and decoding signals for transmission over a multi-access medium
EP0176561A1 (fr) Circuit a boucle d'asservissement de phase numerique.
US4464769A (en) Method and apparatus for synchronizing a binary data signal
US5430746A (en) Method of and circuitry for detecting synchronism failure of two word sequences
US3626306A (en) Automatic baud synchronizer

Legal Events

Date Code Title Description
MKLA Lapsed