CA2006228A1 - Multiplicateur - Google Patents

Multiplicateur

Info

Publication number
CA2006228A1
CA2006228A1 CA2006228A CA2006228A CA2006228A1 CA 2006228 A1 CA2006228 A1 CA 2006228A1 CA 2006228 A CA2006228 A CA 2006228A CA 2006228 A CA2006228 A CA 2006228A CA 2006228 A1 CA2006228 A1 CA 2006228A1
Authority
CA
Canada
Prior art keywords
multiplying
operand
factors
arrays
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2006228A
Other languages
English (en)
Other versions
CA2006228C (fr
Inventor
Son Dao-Trong
Klaus Joerg Getzlaff
Klaus Helwig
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CA2006228A1 publication Critical patent/CA2006228A1/fr
Application granted granted Critical
Publication of CA2006228C publication Critical patent/CA2006228C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G06F7/5324—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel partitioned, i.e. using repetitively a smaller parallel parallel multiplier or using an array of such smaller multipliers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G06F7/5334—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product
    • G06F7/5336—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm
    • G06F7/5338—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm each bitgroup having two new bits, e.g. 2nd order MBA

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
CA002006228A 1989-02-21 1989-12-20 Multiplicateur Expired - Fee Related CA2006228C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP89102956.3 1989-02-21
EP89102956A EP0383965A1 (fr) 1989-02-21 1989-02-21 Multiplicateur

Publications (2)

Publication Number Publication Date
CA2006228A1 true CA2006228A1 (fr) 1990-08-21
CA2006228C CA2006228C (fr) 1994-10-25

Family

ID=8200985

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002006228A Expired - Fee Related CA2006228C (fr) 1989-02-21 1989-12-20 Multiplicateur

Country Status (5)

Country Link
US (1) US5070471A (fr)
EP (1) EP0383965A1 (fr)
JP (1) JPH02247727A (fr)
BR (1) BR9000776A (fr)
CA (1) CA2006228C (fr)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2838326B2 (ja) * 1991-04-16 1998-12-16 三菱電機株式会社 ディジタル乗算器
KR950001055B1 (ko) * 1992-05-26 1995-02-08 삼성전자 주식회사 승산방법 및 회로
JP2859779B2 (ja) * 1992-06-17 1999-02-24 三菱電機株式会社 乗算器
US5375078A (en) * 1992-12-15 1994-12-20 International Business Machines Corporation Arithmetic unit for performing XY+B operation
US5661673A (en) * 1995-08-31 1997-08-26 National Semiconductor Corporation Power efficient booth multiplier using clock gating
US6134574A (en) * 1998-05-08 2000-10-17 Advanced Micro Devices, Inc. Method and apparatus for achieving higher frequencies of exactly rounded results
US6269384B1 (en) 1998-03-27 2001-07-31 Advanced Micro Devices, Inc. Method and apparatus for rounding and normalizing results within a multiplier
US6144980A (en) * 1998-01-28 2000-11-07 Advanced Micro Devices, Inc. Method and apparatus for performing multiple types of multiplication including signed and unsigned multiplication
US6223198B1 (en) 1998-08-14 2001-04-24 Advanced Micro Devices, Inc. Method and apparatus for multi-function arithmetic
US6115733A (en) * 1997-10-23 2000-09-05 Advanced Micro Devices, Inc. Method and apparatus for calculating reciprocals and reciprocal square roots
US6115732A (en) * 1998-05-08 2000-09-05 Advanced Micro Devices, Inc. Method and apparatus for compressing intermediate products
US6085213A (en) * 1997-10-23 2000-07-04 Advanced Micro Devices, Inc. Method and apparatus for simultaneously multiplying two or more independent pairs of operands and summing the products
WO1999021078A2 (fr) * 1997-10-23 1999-04-29 Advanced Micro Devices, Inc. Procede et appareil d'arithmetique multifonctionnelle
US6393554B1 (en) 1998-01-28 2002-05-21 Advanced Micro Devices, Inc. Method and apparatus for performing vector and scalar multiplication and calculating rounded products
US6523055B1 (en) 1999-01-20 2003-02-18 Lsi Logic Corporation Circuit and method for multiplying and accumulating the sum of two products in a single cycle
US7225217B2 (en) * 2001-10-09 2007-05-29 The Regents Of The University Of California Low-power Booth-encoded array multiplier
US9607586B2 (en) 2014-02-18 2017-03-28 Apple Inc. Asymmetric circuitry

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57134774A (en) * 1981-02-13 1982-08-20 Hitachi Ltd Vector operating device
US4484301A (en) * 1981-03-10 1984-11-20 Sperry Corporation Array multiplier operating in one's complement format
JPS60205746A (ja) * 1984-03-30 1985-10-17 Toshiba Corp 配列乗算器
JPS6297033A (ja) * 1985-10-24 1987-05-06 Hitachi Ltd 乗算装置
JPS62229440A (ja) * 1986-03-31 1987-10-08 Toshiba Corp 配列乗算器
GB2189630B (en) * 1986-04-23 1990-02-14 Stc Plc Multiplier
JPS6355627A (ja) * 1986-08-27 1988-03-10 Toshiba Corp 半導体論理演算装置
US4831577A (en) * 1986-09-17 1989-05-16 Intersil, Inc. Digital multiplier architecture with triple array summation of partial products
US4817029A (en) * 1987-05-11 1989-03-28 United Technologies Corporation Multiple-precision Booth's recode multiplier

Also Published As

Publication number Publication date
CA2006228C (fr) 1994-10-25
EP0383965A1 (fr) 1990-08-29
US5070471A (en) 1991-12-03
JPH02247727A (ja) 1990-10-03
BR9000776A (pt) 1991-01-22

Similar Documents

Publication Publication Date Title
CA2006228A1 (fr) Multiplicateur
CA2007054A1 (fr) Multiplicateur
WO2001063398A3 (fr) Processeur de signal numerique comprenant des multiplicateurs-accumulateurs couples
AU5395190A (en) Control of multiple function units with parallel operation in a microcoded execution unit
PL309034A1 (en) Method of conducting a chromatographic process by displacement development and product thereof in the form of putified haemoglobin
EP0425410A3 (en) Signal processor with independently arithmetic and logic unit and multiplier accumulator unit simultaneously operable
CA2132691A1 (fr) Methode de verification de machines sequentielles d'etats finis et support d'information et outil de verification connexes
SG43091A1 (en) Computation of sticky-bit in parallel with partial products in a floating point multiplier unit
CA2173165A1 (fr) Multiplicateur multibit
EP0813143A3 (fr) Extension de signe dans un multiplieur à recodage par plusieurs bits
GB8927764D0 (en) Improvements in the transfer of electrical data from a wheel revolution counter
TW333716B (en) The distributor, synthesizer and S/N enhancer
EP0314968A3 (fr) Système de multiplication par exploration chevauchée à bits multiples utilisant une matrice de produits partiels à bandes
Keerthi et al. Measures of intensity of collision between convex objects and their efficient computation.
CA2022655A1 (fr) Dispositif de conversion de nombres
AU1806092A (en) Register and arithmetic logic unit
GB2298120B (en) Improvements in and relating to snack products
CA2055900A1 (fr) Multiplicateur d'arbres binaires fait d'additionneurs a report a plancher economiseur d'espace
JPS57199044A (en) Multiplying device
JPS6476223A (en) Multiplying circuit
WO1993008523A3 (fr) Additionneur 1 bit et multiplicateur le comportant
DE58905098D1 (de) Einkaufswagen zum befoerdern von in baumaerkten erhaeltlichen artikeln.
Smith Unique aspects of marketing high technology products in the EEC.
关波 TWO THEOREMS ON PRIMITIVE LOCALLY CONVEX F-ALGEBRAS WITH MINIMAL ONE-SIDED IDEALS
JPS54159833A (en) Decimal multiplier

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed