CA2006380A1 - Circuit de restitution de signaux de chronometrage pour systeme de transmission de donnees - Google Patents

Circuit de restitution de signaux de chronometrage pour systeme de transmission de donnees

Info

Publication number
CA2006380A1
CA2006380A1 CA2006380A CA2006380A CA2006380A1 CA 2006380 A1 CA2006380 A1 CA 2006380A1 CA 2006380 A CA2006380 A CA 2006380A CA 2006380 A CA2006380 A CA 2006380A CA 2006380 A1 CA2006380 A1 CA 2006380A1
Authority
CA
Canada
Prior art keywords
signal
loop filter
filter
control signal
timing signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2006380A
Other languages
English (en)
Other versions
CA2006380C (fr
Inventor
Atsushi Yoshida
Takanao Suzuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CA2006380A1 publication Critical patent/CA2006380A1/fr
Application granted granted Critical
Publication of CA2006380C publication Critical patent/CA2006380C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
    • H03L7/1075—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth by changing characteristics of the loop filter, e.g. changing the gain, changing the bandwidth
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0332—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with an integrator-detector

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
CA002006380A 1988-12-23 1989-12-21 Circuit de restitution de signaux de chronometrage pour systeme de transmission de donnees Expired - Fee Related CA2006380C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP323715/1988 1988-12-23
JP32371588A JPH0738633B2 (ja) 1988-12-23 1988-12-23 タイミング・クロック再生回路

Publications (2)

Publication Number Publication Date
CA2006380A1 true CA2006380A1 (fr) 1990-06-23
CA2006380C CA2006380C (fr) 1994-10-04

Family

ID=18157794

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002006380A Expired - Fee Related CA2006380C (fr) 1988-12-23 1989-12-21 Circuit de restitution de signaux de chronometrage pour systeme de transmission de donnees

Country Status (3)

Country Link
US (1) US5022058A (fr)
JP (1) JPH0738633B2 (fr)
CA (1) CA2006380C (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1993025023A1 (fr) * 1992-06-02 1993-12-09 Telefonaktiebolaget Lm Ericsson Circuit de recuperation de rythme pour recepteurs a fibres optiques
US5793821A (en) * 1995-06-07 1998-08-11 3Com Corporation Timing Recovery using group delay compensation
KR0181915B1 (ko) * 1996-12-30 1999-04-15 삼성전자주식회사 주파수 자동 조정방법

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1184979A (fr) * 1982-08-18 1985-04-02 John G. Hogeboom Comparateur de phase
US4500857A (en) * 1983-02-24 1985-02-19 The United States Of America As Represented By The Secretary Of The Army Frequency modulated phase locked loop
US4769704A (en) * 1985-06-04 1988-09-06 Matsushita Electric Industrial Co., Ltd. Synchronization signal generator
US4607296A (en) * 1985-07-17 1986-08-19 Ampex Corporation Clock recovery system in digital rotary scan magnetic playback devices
US4680778A (en) * 1985-10-02 1987-07-14 Motorola, Inc. Fast acquisition circuit for synchronous digital receiver operating in wideband noise
US4712077A (en) * 1986-12-22 1987-12-08 American Telephone And Telegraph Company, At&T Bell Labs Tristate phase-lock loop prevents false lock
JPH0528850Y2 (fr) * 1987-02-18 1993-07-23

Also Published As

Publication number Publication date
JPH0738633B2 (ja) 1995-04-26
JPH02170739A (ja) 1990-07-02
CA2006380C (fr) 1994-10-04
US5022058A (en) 1991-06-04

Similar Documents

Publication Publication Date Title
CA2130871A1 (fr) Circuit a boucle a asservissement de phase a mode de retenue
EP0335509A3 (fr) Système de contrôle d'un oscillateur commandé par tension à large bande pour la récupération d'horloge
EP0124332A3 (fr) Montage d'accord à double conversion
SE9503702L (sv) Fastlåst loop
MY109097A (en) An adaptive phase locked loop
CA2050771A1 (fr) Dispositif de poursuite en frequence a boucle a phase asservie dote d'un synthetiseur numerique direct
TW227636B (en) A charge pump with a programmable pump current and system
AU565107B2 (en) Variable delay phase lock loop
US4221005A (en) Pseudonoise code tracking loop
AU680544B2 (en) Digital clock generator
CA2138106A1 (fr) Emetteur-recepteur de signaux numeriques rapide a technologie cmos
JPS63200618A (ja) 位相同期ループ回路
HK75196A (en) Digital phase locked loop circuits
CA2108217A1 (fr) Detecteur d'asservissement de phase de porteuse pour recepteur de signaux modules par deplacement de phase de systeme de communication par satellite
US5347228A (en) BPSK demodulator using compound phase-locked loop
EP0092442A2 (fr) Circuit de synchronisation de phase
EP1006660B1 (fr) Appareil d'identification et de reproduction de signal d'horloge
EP0378190A3 (fr) Boucle d'asservissement de phase numérique
GB2256984A (en) Parameter tolerant pll synthesizer
CA2152181A1 (fr) Appareil et procede de validation des elements d'une boucle a verrouillage de phase
GB1531632A (en) Phase-locked loop arrangements
EP0380946A3 (fr) Procédé de surveillance de la possibilité de réglage d'une boucle d'asservissement de phase
JPS5336139A (en) Television receiver set
CA2212774C (fr) Circuit servant a realiser un asservissement dans la phase desiree pour boucle a asservissement de phase
JPS60189326A (ja) 位相同期回路

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed