CA2016179A1 - Appareil et methode de verification 1 sur 5 - Google Patents

Appareil et methode de verification 1 sur 5

Info

Publication number
CA2016179A1
CA2016179A1 CA2016179A CA2016179A CA2016179A1 CA 2016179 A1 CA2016179 A1 CA 2016179A1 CA 2016179 A CA2016179 A CA 2016179A CA 2016179 A CA2016179 A CA 2016179A CA 2016179 A1 CA2016179 A1 CA 2016179A1
Authority
CA
Canada
Prior art keywords
signal
signal lines
lines
active
seen
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2016179A
Other languages
English (en)
Other versions
CA2016179C (fr
Inventor
John A. Blakkan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tandem Computers Inc
Original Assignee
Tandem Computers Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tandem Computers Inc filed Critical Tandem Computers Inc
Publication of CA2016179A1 publication Critical patent/CA2016179A1/fr
Application granted granted Critical
Publication of CA2016179C publication Critical patent/CA2016179C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/085—Error detection or correction by redundancy in data representation, e.g. by using checking codes using codes with inherent redundancy, e.g. n-out-of-m codes

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
  • Debugging And Monitoring (AREA)
  • Monitoring And Testing Of Transmission In General (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Hardware Redundancy (AREA)
CA002016179A 1989-05-18 1990-05-07 Appareil et methode de verification 1 sur 5 Expired - Fee Related CA2016179C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US353,717 1989-05-18
US07/353,717 US5067132A (en) 1989-05-18 1989-05-18 One out of n checking apparatus and method

Publications (2)

Publication Number Publication Date
CA2016179A1 true CA2016179A1 (fr) 1990-11-18
CA2016179C CA2016179C (fr) 1994-03-08

Family

ID=23390276

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002016179A Expired - Fee Related CA2016179C (fr) 1989-05-18 1990-05-07 Appareil et methode de verification 1 sur 5

Country Status (6)

Country Link
US (1) US5067132A (fr)
EP (1) EP0425070B1 (fr)
JP (1) JPH0687542B2 (fr)
AU (1) AU630694B2 (fr)
CA (1) CA2016179C (fr)
DE (1) DE69027973T2 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5373514A (en) * 1990-09-20 1994-12-13 Synopsys, Inc. Three-state bus structure and method for generating test vectors while avoiding contention and/or floating outputs on the three-state bus
US5907671A (en) * 1996-09-23 1999-05-25 International Business Machines Corporation Fault tolerant system based on voting
RU2152130C1 (ru) * 1999-06-15 2000-06-27 Курский государственный технический университет Вычислитель ошибок помехоустойчивого декодера

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3428945A (en) * 1965-05-20 1969-02-18 Bell Telephone Labor Inc Error detection circuits
US3541507A (en) * 1967-12-06 1970-11-17 Ibm Error checked selection circuit
US3585637A (en) * 1968-06-04 1971-06-15 Gen Electric Keyboard detector
US3744024A (en) * 1972-01-03 1973-07-03 Stromberg Carlson Corp Circuit for detecting the presence of other than one-bit-out-of-n bits
US4020460A (en) * 1975-11-13 1977-04-26 Ibm Corporation Method and apparatus of checking to determine if a signal is present on more than one of n lines
US4087786A (en) * 1976-12-08 1978-05-02 Bell Telephone Laboratories, Incorporated One-bit-out-of-N-bit checking circuit
US4498177A (en) * 1982-08-30 1985-02-05 Sperry Corporation M Out of N code checker circuit
JPH0812226B2 (ja) * 1987-01-14 1996-02-07 三菱電機株式会社 半導体装置

Also Published As

Publication number Publication date
DE69027973D1 (de) 1996-09-05
AU5500290A (en) 1990-11-22
CA2016179C (fr) 1994-03-08
EP0425070A3 (en) 1992-09-23
DE69027973T2 (de) 1997-01-16
EP0425070A2 (fr) 1991-05-02
EP0425070B1 (fr) 1996-07-31
JPH0382973A (ja) 1991-04-08
AU630694B2 (en) 1992-11-05
US5067132A (en) 1991-11-19
JPH0687542B2 (ja) 1994-11-02

Similar Documents

Publication Publication Date Title
MX9201501A (es) Sistema distribuido adaptable y metodo para tolerancia de fallas.
CA2368530A1 (fr) Controle d'integrite dans un systeme de communication
CA2117826A1 (fr) Systeme et methode pour mesurer la perte attribuable a la polarisation
EP0309292A3 (fr) Système et méthode de transformation de circuit, méthode de génération de logique inversée et système de conception de logique
CA2042358A1 (fr) Retour automatique au fonctionnement normal apres une defaillance dans un reseau a commutation de paquets
CA2012568C (fr) Methode et appareil pour surveiller la qualite d'au moins deux sections de transmission d'une liaison de transmission de signaux numeriques
ATE7439T1 (de) Verfahren zum funktionsfaehighalten einer digitalen nachrichtenuebertragungseinrichtung und anwendung desselben.
IT1215490B (it) Metodo di attenuazione del segnale di eco in circuiti di conversione, cosiddetti a forchetta telefonica, destinati a conferenze telefoniche, ed apparecchiatura operante secondo tale metodo.
WO1988001079A3 (fr) Traitement de signaux
CA2016179A1 (fr) Appareil et methode de verification 1 sur 5
JPS5792948A (en) Loop data transmission system
JPS6417532A (en) Data communication network
JPS59105739A (ja) 遠隔情報入出力装置
JPS6330035A (ja) デイジタルデ−タ伝送方法
JPS5440010A (en) Centralized monitor system for digital transmission network
JP2806612B2 (ja) 通信網設備故障判定装置
DE3325349C2 (fr)
CA2222656A1 (fr) Systemes de reacheminement et de retour sur la liaison normale pour reseau atm
SU1462350A1 (ru) Устройство дл моделировани систем св зи
JPH0314372B2 (fr)
DE3342638A1 (de) Verfahren zur betrieblichen ueberwachung von digitalen uebertragungsstrecken
CA2159036A1 (fr) Methode de detection de defaillances inverifiables et redondantes dans les circuits logiques sequentiels
JPH01171343A (ja) ループ型ネットワークシステムの接続順調査方式
JPS5715557A (en) Test method for telephone terminal
SLATER et al. Reliability and survivability of communication networks(Annual Report)

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed