CA2020385A1 - File d'attente d'entree a un sous-systeme de stockage - Google Patents

File d'attente d'entree a un sous-systeme de stockage

Info

Publication number
CA2020385A1
CA2020385A1 CA2020385A CA2020385A CA2020385A1 CA 2020385 A1 CA2020385 A1 CA 2020385A1 CA 2020385 A CA2020385 A CA 2020385A CA 2020385 A CA2020385 A CA 2020385A CA 2020385 A1 CA2020385 A1 CA 2020385A1
Authority
CA
Canada
Prior art keywords
memory subsystem
input queue
nodes
subsystem input
caches
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2020385A
Other languages
English (en)
Other versions
CA2020385C (fr
Inventor
Lawrence Andrew Paul Chisvin
John Koehler Grooms
Joseph Franklin Rantala
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Publication of CA2020385A1 publication Critical patent/CA2020385A1/fr
Application granted granted Critical
Publication of CA2020385C publication Critical patent/CA2020385C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
CA002020385A 1989-07-06 1990-07-04 File d'attente d'entree a un sous-systeme de stockage Expired - Fee Related CA2020385C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US37630089A 1989-07-06 1989-07-06
US376,300 1989-07-06

Publications (2)

Publication Number Publication Date
CA2020385A1 true CA2020385A1 (fr) 1991-01-07
CA2020385C CA2020385C (fr) 1996-05-28

Family

ID=23484443

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002020385A Expired - Fee Related CA2020385C (fr) 1989-07-06 1990-07-04 File d'attente d'entree a un sous-systeme de stockage

Country Status (6)

Country Link
US (1) US5388222A (fr)
EP (1) EP0407087B1 (fr)
JP (1) JPH0652519B2 (fr)
AT (1) ATE157183T1 (fr)
CA (1) CA2020385C (fr)
DE (1) DE69031297T2 (fr)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4423559A1 (de) * 1993-11-09 1995-05-11 Hewlett Packard Co Datenverbindungsverfahren und Vorrichtung für Multiprozessor-Computersysteme mit gemeinsamem Speicher
US5630075A (en) * 1993-12-30 1997-05-13 Intel Corporation Write combining buffer for sequentially addressed partial line operations originating from a single instruction
US5751986A (en) * 1994-03-01 1998-05-12 Intel Corporation Computer system with self-consistent ordering mechanism
US5761731A (en) * 1995-01-13 1998-06-02 Digital Equipment Corporation Method and apparatus for performing atomic transactions in a shared memory multi processor system
US5751983A (en) * 1995-10-03 1998-05-12 Abramson; Jeffrey M. Out-of-order processor with a memory subsystem which handles speculatively dispatched load operations
AU9604698A (en) * 1997-10-10 1999-05-03 Rambus Incorporated Method and apparatus for two step memory write operations
US6401167B1 (en) 1997-10-10 2002-06-04 Rambus Incorporated High performance cost optimized memory
US6356485B1 (en) * 1999-02-13 2002-03-12 Integrated Device Technology, Inc. Merging write cycles by comparing at least a portion of the respective write cycle addresses
US7543100B2 (en) * 2001-06-18 2009-06-02 3Par, Inc. Node controller for a data storage system
US7206230B2 (en) * 2005-04-01 2007-04-17 Sandisk Corporation Use of data latches in cache operations of non-volatile memories
JP4208895B2 (ja) * 2006-05-30 2009-01-14 株式会社東芝 キャッシュメモリ装置および処理方法
US8275972B2 (en) 2006-08-23 2012-09-25 Ati Technologies, Inc. Write data mask method and system
US20080151765A1 (en) * 2006-12-20 2008-06-26 Sanal Chandran Cheruvathery Enhanced Jitter Buffer
US20110238870A1 (en) * 2008-12-03 2011-09-29 Rambus Inc. Memory System With Command Filtering
US8239635B2 (en) * 2009-09-30 2012-08-07 Oracle America, Inc. System and method for performing visible and semi-visible read operations in a software transactional memory
CN102129662B (zh) * 2010-01-18 2013-02-27 环旭电子股份有限公司 提升显示操作效能的显示控制系统、电脑系统及控制方法
US8472280B2 (en) 2010-12-21 2013-06-25 Sandisk Technologies Inc. Alternate page by page programming scheme
US11709623B2 (en) * 2018-08-03 2023-07-25 Sk Hynix Nand Product Solutions Corp. NAND-based storage device with partitioned nonvolatile write buffer
US10891227B2 (en) * 2018-11-29 2021-01-12 International Business Machines Corporation Determining modified tracks to destage during a cache scan
US11113213B2 (en) * 2019-12-30 2021-09-07 Micron Technology, Inc. Determining write commands for deletion in a host interface

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS547252A (en) * 1977-06-20 1979-01-19 Hitachi Ltd Program control system
US4136386A (en) * 1977-10-06 1979-01-23 International Business Machines Corporation Backing store access coordination in a multi-processor system
JPS57757A (en) * 1980-06-04 1982-01-05 Hitachi Ltd Job execution schedule system
US4731740A (en) * 1984-06-30 1988-03-15 Kabushiki Kaisha Toshiba Translation lookaside buffer control system in computer or virtual memory control scheme
US4885680A (en) * 1986-07-25 1989-12-05 International Business Machines Corporation Method and apparatus for efficiently handling temporarily cacheable data
US4914570A (en) * 1986-09-15 1990-04-03 Counterpoint Computers, Inc. Process distribution and sharing system for multiple processor computer system

Also Published As

Publication number Publication date
US5388222A (en) 1995-02-07
DE69031297T2 (de) 1998-04-02
CA2020385C (fr) 1996-05-28
EP0407087A3 (en) 1992-05-20
ATE157183T1 (de) 1997-09-15
EP0407087A2 (fr) 1991-01-09
EP0407087B1 (fr) 1997-08-20
DE69031297D1 (de) 1997-09-25
JPH0652519B2 (ja) 1994-07-06
JPH03118649A (ja) 1991-05-21

Similar Documents

Publication Publication Date Title
CA2020385A1 (fr) File d'attente d'entree a un sous-systeme de stockage
IL109390A (en) System for disk meshing and flexible storage mapping with enhanced flexible caching
DE69231452D1 (de) Fehlertolerantes Rechnersystem mit Verarbeitungseinheiten die je mindestens drei Rechnereinheiten haben
TW367441B (en) System and method for coherency in a split-level data cache system
CA2062910A1 (fr) Strategie de reecriture optimale pour protocoles a base de repertoires servant a assurer la coherence des donnees en antememoire
AU5394290A (en) Memory configuration for use with means for interfacing a system control unit for a multi-processor system with the system main memory
ATE160234T1 (de) Busüberwachung für rechnersystemführer
DE60008088D1 (de) Mehrprozessorsystem Prüfungsschaltung
US5829027A (en) Removable processor board having first, second and third level cache system for use in a multiprocessor computer system
WO2002013014A3 (fr) Systeme et procede de mise en application d'une architecture de stockage de donnees redondante
DE3782500D1 (de) Gemeinsam genutzte speicherschnittstelle fuer datenverarbeitungsanlage.
EP0273665A3 (fr) Système pour faire apparaítre réinscriptibles des dispositifs de mémoire optique à écriture unique et à lecture multiple
EP0379769A3 (fr) Cycle de sous-système de mémoire à écriture-lecture/écriture-transmission
FR2770665B1 (fr) Dispositif d'echange entre unites de traitement d'informations a processeurs interconnectes par un bus commun
EP0285346A3 (fr) Dispositif d'antémémoire
EP0348959A3 (fr) Système pour l'opération de mise à jour pour une machine de caisse automatique
US5713029A (en) Information handling system including doze mode control
JPS6476346A (en) Disk cache control system
EP0323123A3 (fr) Système de commande de mémoire dans un système de calcul
ATE249643T1 (de) Symmetrisches mehrprozessorsystem mit vereinheitlichter umgebung und verteilten systemfunktionen
AU9755798A (en) Method and apparatus for controlling shared memory access
EP0164673A3 (fr) Mécanisme de prélèvement de trace d'activité pour dispositifs périphériques dans des systèmes de calcul
EP0661641A2 (fr) Système d'ordinateur à antémémoire
EP0404128A3 (fr) Système multiprocesseur à antémémoire hiérarchique
EP0396940A3 (fr) Antémémoire et protocole de cohérence apparenté

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed