CA2026323A1 - Decodeur de signaux numeriques a boucle a asservissement de phase - Google Patents

Decodeur de signaux numeriques a boucle a asservissement de phase

Info

Publication number
CA2026323A1
CA2026323A1 CA2026323A CA2026323A CA2026323A1 CA 2026323 A1 CA2026323 A1 CA 2026323A1 CA 2026323 A CA2026323 A CA 2026323A CA 2026323 A CA2026323 A CA 2026323A CA 2026323 A1 CA2026323 A1 CA 2026323A1
Authority
CA
Canada
Prior art keywords
encoded data
clock signals
signals
lock loop
speed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2026323A
Other languages
English (en)
Other versions
CA2026323C (fr
Inventor
Hans Van Driest
Hendrik Van Bokhorst
Richard Kruithof
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NCR Voyix Corp
Original Assignee
NCR Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NCR Corp filed Critical NCR Corp
Publication of CA2026323A1 publication Critical patent/CA2026323A1/fr
Application granted granted Critical
Publication of CA2026323C publication Critical patent/CA2026323C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M5/00—Conversion of the form of the representation of individual digits
    • H03M5/02—Conversion to or from representation by pulses
    • H03M5/04—Conversion to or from representation by pulses the pulses having two levels
    • H03M5/06—Code representation, e.g. transition, for a given bit cell depending only on the information in that bit cell
    • H03M5/12—Biphase level code, e.g. split phase code, Manchester code; Biphase space or mark code, e.g. double frequency code
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
    • H04L7/046—Speed or phase control by synchronisation signals using special codes as synchronising signal using a dotting sequence

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Dc Digital Transmission (AREA)
CA002026323A 1989-10-27 1990-09-27 Decodeur de signaux numeriques a boucle a asservissement de phase Expired - Fee Related CA2026323C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB898924202A GB8924202D0 (en) 1989-10-27 1989-10-27 Digital phase lock loop decoder
GB8924202.8 1989-10-27

Publications (2)

Publication Number Publication Date
CA2026323A1 true CA2026323A1 (fr) 1991-04-28
CA2026323C CA2026323C (fr) 1994-09-06

Family

ID=10665260

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002026323A Expired - Fee Related CA2026323C (fr) 1989-10-27 1990-09-27 Decodeur de signaux numeriques a boucle a asservissement de phase

Country Status (5)

Country Link
US (1) US5003562A (fr)
EP (1) EP0425302B1 (fr)
CA (1) CA2026323C (fr)
DE (1) DE69031205T2 (fr)
GB (1) GB8924202D0 (fr)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5168511A (en) * 1990-10-22 1992-12-01 Berkeley Varitronics Systems, Inc. Manchester data recorder with synchronously adjustable clock
US5239561A (en) * 1991-07-15 1993-08-24 National Semiconductor Corporation Phase error processor
EP0523885A1 (fr) * 1991-07-15 1993-01-20 National Semiconductor Corporation Détecteur de phase pour circuits de récupération d'informations et de l'horloge à haute fréquence
US5271040A (en) * 1991-12-20 1993-12-14 Vlsi Technology, Inc. Phase detector circuit
US5533072A (en) * 1993-11-12 1996-07-02 International Business Machines Corporation Digital phase alignment and integrated multichannel transceiver employing same
US5594763A (en) * 1995-06-06 1997-01-14 Cirrus Logic, Inc. Fast synchronizing digital phase-locked loop for recovering clock information from encoded data
US5726650A (en) * 1995-06-07 1998-03-10 Silicon Systems, Inc. Adaptive manchester decoding with adjustable delay and power saving mode
US5892631A (en) * 1995-09-08 1999-04-06 Seagate Technology, Inc. Method and an arrangement for detecting state transitions in a read signal during a bit cell timing window
US5812619A (en) * 1996-02-28 1998-09-22 Advanced Micro Devices, Inc. Digital phase lock loop and system for digital clock recovery
US6060929A (en) * 1996-09-20 2000-05-09 Konica Corporation Signal delay apparatus
US6148038A (en) * 1997-03-31 2000-11-14 Sun Microsystems, Inc. Circuit for detecting and decoding phase encoded digital serial data
EP0930713B1 (fr) * 1997-12-04 2003-09-03 STMicroelectronics S.r.l. Décodage d'un train binaire modulé en biphase et diviseur de fréquence non-entier synchronisant soit même
DE19813965C1 (de) * 1998-03-28 1999-08-19 Telefunken Microelectron Verfahren zum Übertragen von digitalen Datenimpulsen mit einem in seiner Taktfrequenz steuerbaren Datenübernahmetaktgenerator
GB9809450D0 (en) * 1998-05-01 1998-07-01 Wandel & Goltermann Limited Jitter measurement
DE10007783A1 (de) 2000-02-21 2001-08-23 Rohde & Schwarz Verfahren und Anordnung zur Daten- und Taktrückgewinnung bei einem biphase-codierten Datensignal
US6868504B1 (en) * 2000-08-31 2005-03-15 Micron Technology, Inc. Interleaved delay line for phase locked and delay locked loops
US6987824B1 (en) * 2000-09-21 2006-01-17 International Business Machines Corporation Method and system for clock/data recovery for self-clocked high speed interconnects
EP1410504A2 (fr) * 2001-05-21 2004-04-21 Acuid Corporation Limited Vernier programmable a etalonnage automatique et procede
DE10156112A1 (de) * 2001-11-16 2003-06-05 Philips Intellectual Property Empfangsschaltung zum Empfang von Nachrichtensignalen
CN1802810B (zh) 2003-03-04 2010-09-22 阿尔特拉公司 时钟与数据恢复方法和装置
US20040228411A1 (en) * 2003-05-12 2004-11-18 Sony Corporation Method and system for decoder clock control in presence of jitter
US7751436B2 (en) * 2005-05-24 2010-07-06 Sony Corporation System and method for dynamically establishing PLL speed based on receive buffer data accumulation for streaming video
US7692598B1 (en) 2005-10-26 2010-04-06 Niitek, Inc. Method and apparatus for transmitting and receiving time-domain radar signals
JP2008066879A (ja) 2006-09-05 2008-03-21 Ricoh Co Ltd オーバーサンプリング回路及びオーバーサンプリング方法
US7652619B1 (en) 2007-05-25 2010-01-26 Niitek, Inc. Systems and methods using multiple down-conversion ratios in acquisition windows
US7649492B2 (en) * 2007-05-25 2010-01-19 Niitek, Inc. Systems and methods for providing delayed signals
US9316729B2 (en) * 2007-05-25 2016-04-19 Niitek, Inc. Systems and methods for providing trigger timing
US7675454B2 (en) * 2007-09-07 2010-03-09 Niitek, Inc. System, method, and computer program product providing three-dimensional visualization of ground penetrating radar data
US8207885B2 (en) * 2007-09-19 2012-06-26 Niitek, Inc. Adjustable pulse width ground penetrating radar
US8355478B1 (en) 2009-05-29 2013-01-15 Honeywell International Inc. Circuit for aligning clock to parallel data
WO2011004580A1 (fr) * 2009-07-06 2011-01-13 パナソニック株式会社 Circuit de récupération de données d’horloge

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2945331C2 (de) * 1979-11-09 1984-05-30 Nixdorf Computer Ag, 4790 Paderborn Vorrichtung in einer Signal-oder Datenverarbeitungsanlage zur Einstellung einer Signalverarbeitungsschaltung
US4584695A (en) * 1983-11-09 1986-04-22 National Semiconductor Corporation Digital PLL decoder
US4709170A (en) * 1984-08-20 1987-11-24 National Semiconductor Corp. Subnanosecond programmable phase shifter for a high frequency digital PLL
JPS6194429A (ja) * 1984-10-15 1986-05-13 Nec Corp 位相同期回路
US4627080A (en) * 1984-11-23 1986-12-02 At&T Bell Laboratories Adaptive timing circuit
CA1297171C (fr) * 1986-04-01 1992-03-10 Samuel Howard Gailbreath Jr. Boucle a phase asservie numerique
US4795985A (en) * 1986-04-01 1989-01-03 Hewlett-Packard Company Digital phase lock loop
JPH0770991B2 (ja) * 1986-08-27 1995-07-31 日本電気株式会社 クロツク再生回路
FR2604043B1 (fr) * 1986-09-17 1993-04-09 Cit Alcatel Dispositif de recalage d'un ou plusieurs trains de donnees binaires de debits identiques ou sous-multiples sur un signal de reference d'horloge synchrone
US4841551A (en) * 1987-01-05 1989-06-20 Grumman Aerospace Corporation High speed data-clock synchronization processor
US4788605A (en) * 1987-03-30 1988-11-29 Honeywell Inc. Receive Manchester clock circuit
DE3855342T2 (de) * 1987-10-01 1997-01-23 Sharp Kk Digitale Phasenregelschleifen-Anordnung
US4821297A (en) * 1987-11-19 1989-04-11 American Telephone And Telegraph Company, At&T Bell Laboratories Digital phase locked loop clock recovery scheme
US4789996A (en) * 1988-01-28 1988-12-06 Siemens Transmission Systems, Inc. Center frequency high resolution digital phase-lock loop circuit

Also Published As

Publication number Publication date
US5003562A (en) 1991-03-26
EP0425302A3 (fr) 1994-02-23
GB8924202D0 (en) 1989-12-13
DE69031205D1 (de) 1997-09-11
DE69031205T2 (de) 1998-01-29
EP0425302A2 (fr) 1991-05-02
EP0425302B1 (fr) 1997-08-06
CA2026323C (fr) 1994-09-06

Similar Documents

Publication Publication Date Title
CA2026323A1 (fr) Decodeur de signaux numeriques a boucle a asservissement de phase
FR2603438A1 (fr) Boucle d'asservissement de phase
MY113537A (en) Method and apparatus for decoding noisy, intermittent data, such as manchester encoded data or the like
EP0403990A3 (fr) Générateur d'horloge d'échantillonnage de haute résolution avec un dispositif de dépointage
EP0661842A3 (en) Clock recovery using gated phase lock loop.
GB1532755A (en) Miller-encoded message decoder
EP1043721A3 (fr) Méthode d'enregistrement de données digitales
CA2244898A1 (fr) Procede servant a completer une image numerique avec un element d'image, et codeur et decodeur d'images numeriques l'utilisant
CA2338548A1 (fr) Systeme et procede de synchronisation, de stockage et de reproduction fidele de signaux video
EP0302497A3 (fr) Support d'enregistrement de données
JPS54148412A (en) Reproduction system for timing information
GB2353618A (en) Multiple synthesizer based timing signal generation scheme
CA2196998A1 (fr) Circuit d'extraction de signaux d'hologe integrable
EP0379384A3 (fr) Circuit d'ajustement de phase
EP0240232A3 (fr) Boucle d'asservissement de phase numérique
JPS6439144A (en) Circuit constituting programmable decoding window generator and method of providing accurate decoding window
CA2190069A1 (fr) Circuit de mise en serie-parallele pour signaux numeriques a grand debit
DE3784448D1 (de) Dekodiereinrichtung zur erzeugung eines dekodierten videosignals mit verringerter verzoegerung.
WO2000000893A3 (fr) Gestion de trains de donnees dans une memoire
EP1804449A3 (fr) Circuit de décodage pour signal BPSK biphasique
JPS5381222A (en) Digital signal transmitting system
EP0108702A3 (fr) Circuit pour la conversion série-parallèle de données
JPS558166A (en) Data transmission system
CA2236954A1 (fr) Detecteur de donnees et methode d'utilisation de ce detecteur
JPS5377116A (en) Data compression system

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed