CA2031625A1 - Systeme de stockage video a tampon intermediaire - Google Patents
Systeme de stockage video a tampon intermediaireInfo
- Publication number
- CA2031625A1 CA2031625A1 CA 2031625 CA2031625A CA2031625A1 CA 2031625 A1 CA2031625 A1 CA 2031625A1 CA 2031625 CA2031625 CA 2031625 CA 2031625 A CA2031625 A CA 2031625A CA 2031625 A1 CA2031625 A1 CA 2031625A1
- Authority
- CA
- Canada
- Prior art keywords
- memory
- signals
- address
- data
- buffer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000004044 response Effects 0.000 claims abstract description 10
- 238000000034 method Methods 0.000 claims description 11
- 230000006870 function Effects 0.000 claims description 7
- 238000010586 diagram Methods 0.000 description 3
- 230000001934 delay Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000000977 initiatory effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/001—Arbitration of resources in a display system, e.g. control of access to frame buffer by video controller and/or main processor
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/393—Arrangements for updating the contents of the bit-mapped memory
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2360/00—Aspects of the architecture of display systems
- G09G2360/12—Frame memory handling
- G09G2360/121—Frame memory handling using a cache memory
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Multimedia (AREA)
- Controls And Circuits For Display Device (AREA)
- Image Input (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US60247990A | 1990-10-24 | 1990-10-24 | |
| US07/602,479 | 1990-10-24 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA2031625A1 true CA2031625A1 (fr) | 1992-04-25 |
Family
ID=24411507
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA 2031625 Abandoned CA2031625A1 (fr) | 1990-10-24 | 1990-12-06 | Systeme de stockage video a tampon intermediaire |
Country Status (2)
| Country | Link |
|---|---|
| EP (1) | EP0482263A3 (fr) |
| CA (1) | CA2031625A1 (fr) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5444458A (en) * | 1993-02-22 | 1995-08-22 | Casio Computer Co., Ltd. | Display data write control device |
| US7549297B2 (en) | 2005-05-18 | 2009-06-23 | Maytag Corporation | Refrigerator air control damper for ice compartment |
| US7591141B2 (en) | 2005-05-18 | 2009-09-22 | Maytag Corporation | Electronic control system for insulated ice compartment for bottom mount refrigerator |
| US7726148B2 (en) | 2005-05-18 | 2010-06-01 | Maytag Corporation | Refrigerator ice compartment seal |
| US7568357B2 (en) | 2005-05-18 | 2009-08-04 | Maytag Corporation | Freeze tolerant waterline valve for a refrigerator |
| US7337620B2 (en) | 2005-05-18 | 2008-03-04 | Whirlpool Corporation | Insulated ice compartment for bottom mount refrigerator |
| US7900465B2 (en) | 2005-05-27 | 2011-03-08 | Maytag Corporation | Insulated ice compartment for bottom mount refrigerator with controlled damper |
| DE102008003436A1 (de) * | 2008-01-07 | 2009-07-09 | Micronas Gmbh | Verfahren zur Änderung von Registerinhalten in einer Videosignalverarbeitungsschaltung und Videosignalverarbeitungsschaltung |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4418343A (en) * | 1981-02-19 | 1983-11-29 | Honeywell Information Systems Inc. | CRT Refresh memory system |
| JPS60117327A (ja) * | 1983-11-30 | 1985-06-24 | Fuji Xerox Co Ltd | ディスプレイ装置 |
-
1990
- 1990-12-06 CA CA 2031625 patent/CA2031625A1/fr not_active Abandoned
- 1990-12-10 EP EP19900313405 patent/EP0482263A3/en not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| EP0482263A3 (en) | 1992-08-26 |
| EP0482263A2 (fr) | 1992-04-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5335322A (en) | Computer display system using system memory in place or dedicated display memory and method therefor | |
| US5526508A (en) | Cache line replacing system for simultaneously storing data into read and write buffers having multiplexer which controls by counter value for bypassing read buffer | |
| US5093780A (en) | Inter-processor transmission system having data link which automatically and periodically reads and writes the transfer data | |
| US5038277A (en) | Adjustable buffer for data communications in a data processing system | |
| US5592629A (en) | Apparatus and method for matching data rates to transfer data between two asynchronous devices | |
| US5404480A (en) | Information processor comprising a write buffer circuit containing an address buffer and a data buffer corresponding to each other | |
| KR100284718B1 (ko) | 타이머 관리자 | |
| US5625778A (en) | Method and apparatus for presenting an access request from a computer system bus to a system resource with reduced latency | |
| US6433787B1 (en) | Dynamic write-order organizer | |
| US4910704A (en) | Terminal controller with buffer memories storing edited screen data and control method therefor | |
| EP0482263A2 (fr) | Système de mémoire vidéo avec un tampon intermédiaire | |
| EP0479702A2 (fr) | Système pour le transfert de données entre des buses utilisant des dispositifs d'accès direct à la mémoire | |
| US6477607B1 (en) | Duplexing structure of switching system processor and method thereof | |
| US4878173A (en) | Controller burst multiplexor channel interface | |
| US5745731A (en) | Dual channel FIFO circuit with a single ported SRAM | |
| US5418755A (en) | Memory buffer having selective flush capability | |
| US5185879A (en) | Cache system and control method therefor | |
| JPH07175713A (ja) | マルチポート半導体記憶装置 | |
| US5889948A (en) | Apparatus and method for inserting an address in a data stream through a FIFO buffer | |
| JPS6329294B2 (fr) | ||
| US7064764B2 (en) | Liquid crystal display control device | |
| US4602329A (en) | Data processing system having an address translation unit shared by a CPU and a channel unit | |
| US5522061A (en) | Read concurrency through transaction synthesis | |
| EP0141753B1 (fr) | Mémoire tampon ajustable pour communication de données dans un système de traitement de données | |
| JPH04359290A (ja) | 中間バッファをもつビデオ用メモリシステムおよびメモリの表示方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FZDE | Dead |