CA2053941A1 - Systeme de generation d'instructions pour processeur d'instructions parallele et systeme a mecanisme de branchement au milieu d'une instruction composee - Google Patents

Systeme de generation d'instructions pour processeur d'instructions parallele et systeme a mecanisme de branchement au milieu d'une instruction composee

Info

Publication number
CA2053941A1
CA2053941A1 CA 2053941 CA2053941A CA2053941A1 CA 2053941 A1 CA2053941 A1 CA 2053941A1 CA 2053941 CA2053941 CA 2053941 CA 2053941 A CA2053941 A CA 2053941A CA 2053941 A1 CA2053941 A1 CA 2053941A1
Authority
CA
Canada
Prior art keywords
instruction
compound
instructions
execution
compound instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA 2053941
Other languages
English (en)
Inventor
Stamatis Vassiliadis
Bartholomew Blaner
Thomas L. Jeremiah
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US07/677,685 external-priority patent/US5303356A/en
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CA2053941A1 publication Critical patent/CA2053941A1/fr
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3853—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution of compound instructions

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
CA 2053941 1991-03-29 1991-10-22 Systeme de generation d'instructions pour processeur d'instructions parallele et systeme a mecanisme de branchement au milieu d'une instruction composee Abandoned CA2053941A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US677,685 1991-03-29
US07/677,685 US5303356A (en) 1990-05-04 1991-03-29 System for issuing instructions for parallel execution subsequent to branch into a group of member instructions with compoundability in dictation tag

Publications (1)

Publication Number Publication Date
CA2053941A1 true CA2053941A1 (fr) 1992-09-30

Family

ID=24719721

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 2053941 Abandoned CA2053941A1 (fr) 1991-03-29 1991-10-22 Systeme de generation d'instructions pour processeur d'instructions parallele et systeme a mecanisme de branchement au milieu d'une instruction composee

Country Status (1)

Country Link
CA (1) CA2053941A1 (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110858238A (zh) * 2018-08-08 2020-03-03 阿里巴巴集团控股有限公司 一种数据处理的方法和装置
CN111860803A (zh) * 2019-04-27 2020-10-30 中科寒武纪科技股份有限公司 分形计算装置、方法、集成电路及板卡
US11841822B2 (en) 2019-04-27 2023-12-12 Cambricon Technologies Corporation Limited Fractal calculating device and method, integrated circuit and board card

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110858238A (zh) * 2018-08-08 2020-03-03 阿里巴巴集团控股有限公司 一种数据处理的方法和装置
CN110858238B (zh) * 2018-08-08 2023-08-22 阿里巴巴集团控股有限公司 一种数据处理的方法和装置
CN111860803A (zh) * 2019-04-27 2020-10-30 中科寒武纪科技股份有限公司 分形计算装置、方法、集成电路及板卡
US11841822B2 (en) 2019-04-27 2023-12-12 Cambricon Technologies Corporation Limited Fractal calculating device and method, integrated circuit and board card
US12026606B2 (en) 2019-04-27 2024-07-02 Cambricon Technologies Corporation Limited Fractal calculating device and method, integrated circuit and board card
US12093811B2 (en) 2019-04-27 2024-09-17 Cambricon Technologies Corporation Limited Fractal calculating device and method, integrated circuit and board card

Similar Documents

Publication Publication Date Title
US5303356A (en) System for issuing instructions for parallel execution subsequent to branch into a group of member instructions with compoundability in dictation tag
US5504932A (en) System for executing scalar instructions in parallel based on control bits appended by compounding decoder
US5448746A (en) System for comounding instructions in a byte stream prior to fetching and identifying the instructions for execution
EP0071028B1 (fr) Unité de manipulation d'instruction d'un système de traitement de données avec substitution d'instruction et procédé de travail
US5337415A (en) Predecoding instructions for supercalar dependency indicating simultaneous execution for increased operating frequency
US7458069B2 (en) System and method for fusing instructions
KR0185988B1 (ko) 멀티프로세서 또는 파이프 라인식 프로세서 시스템에서 데이타의 보존을 확실히 하는 방법
US8200987B2 (en) Dynamic object-level code translation for improved performance of a computer processor
KR100190252B1 (ko) 고속 프로세서에서의 브랜치 처리 방법 및 장치
CA1324671C (fr) Decodage de specificateurs multiples dans les architectures a instructions de longueur variable
CA1323940C (fr) Pretraitement de specificateurs implicites dans un processeur pipeline
US20010021970A1 (en) Data processor
KR19990064091A (ko) Risc형 명령 세트 및 슈퍼스칼라 마이크로프로세서
GB2352536A (en) Conditional instruction execution
US6862676B1 (en) Superscalar processor having content addressable memory structures for determining dependencies
EP0982655A2 (fr) Unité de traitement de données et procédé pour l'exécution d'instructions à longueur variable
KR100308512B1 (ko) 편집 기능을 위한 전문 밀리코드 지시
KR100322726B1 (ko) 번역 및 테스트를 위한 전문 밀리코드 명령
KR100867564B1 (ko) 프로그램 제어 흐름에서 변경들을 이루기 위한 장치 및 방법
KR100317769B1 (ko) 압축 기억된 십진수 나눗셈에 대한 전문 밀리코드 명령
EP0545927B1 (fr) Systeme servant a preparer des instructions pour un processeur parallele d'instructions et systeme a mecanisme de branchement au milieu d'une instruction composee
JPH0668724B2 (ja) シミユレーシヨン方法
CA2053941A1 (fr) Systeme de generation d'instructions pour processeur d'instructions parallele et systeme a mecanisme de branchement au milieu d'une instruction composee
KR100322725B1 (ko) 전문 갱신 및 분기 명령을 이용하는 밀리코드 플래그
EP0825529A2 (fr) Système servant à préparer des instructions pour un processeur parallèle d'instructions et système à mécanisme de branchement au milieu d'une instruction composée

Legal Events

Date Code Title Description
EEER Examination request
FZDE Dead