CA2134459C - Enhanced parallel port - Google Patents

Enhanced parallel port Download PDF

Info

Publication number
CA2134459C
CA2134459C CA002134459A CA2134459A CA2134459C CA 2134459 C CA2134459 C CA 2134459C CA 002134459 A CA002134459 A CA 002134459A CA 2134459 A CA2134459 A CA 2134459A CA 2134459 C CA2134459 C CA 2134459C
Authority
CA
Canada
Prior art keywords
signal
epp
parallel port
output
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CA002134459A
Other languages
English (en)
French (fr)
Other versions
CA2134459A1 (en
Inventor
Clark L. Buxton
Robert A. Kohtz
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Warren and Lewis Investment Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of CA2134459A1 publication Critical patent/CA2134459A1/en
Application granted granted Critical
Publication of CA2134459C publication Critical patent/CA2134459C/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4265—Bus transfer protocol, e.g. handshake; Synchronisation on a point to point bus
    • G06F13/4269—Bus transfer protocol, e.g. handshake; Synchronisation on a point to point bus using a handshaking protocol, e.g. Centronics connection

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
  • Bus Control (AREA)
  • Vehicle Body Suspensions (AREA)
  • Media Introduction/Drainage Providing Device (AREA)
  • Chair Legs, Seat Parts, And Backrests (AREA)
  • Multi Processors (AREA)
  • Paper (AREA)
  • Details Of Connecting Devices For Male And Female Coupling (AREA)
  • Massaging Devices (AREA)
CA002134459A 1992-05-15 1993-05-14 Enhanced parallel port Expired - Lifetime CA2134459C (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US88580492A 1992-05-15 1992-05-15
US885,804 1992-05-15
PCT/US1993/004669 WO1993023812A1 (en) 1992-05-15 1993-05-14 Enhanced parallel port

Publications (2)

Publication Number Publication Date
CA2134459A1 CA2134459A1 (en) 1993-11-25
CA2134459C true CA2134459C (en) 2002-07-30

Family

ID=25387734

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002134459A Expired - Lifetime CA2134459C (en) 1992-05-15 1993-05-14 Enhanced parallel port

Country Status (9)

Country Link
US (1) US5636348A (de)
EP (1) EP0640229B1 (de)
JP (1) JP3504266B2 (de)
AT (1) ATE148567T1 (de)
CA (1) CA2134459C (de)
DE (1) DE69307879T2 (de)
ES (1) ES2099955T3 (de)
GR (1) GR3023283T3 (de)
WO (1) WO1993023812A1 (de)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5581669A (en) * 1992-12-18 1996-12-03 Microsoft Corporation System and method for peripheral data transfer
US5461701A (en) * 1992-12-18 1995-10-24 Microsoft Corporation System and method for peripheral data transfer
EP0665998A4 (de) * 1993-08-03 1996-06-12 Xilinx Inc Fpga-schaltkreis mit mikroprozessor.
JP4341043B2 (ja) 1995-03-06 2009-10-07 真彦 久野 Ｉ／ｏ拡張装置，外部記憶装置，この外部記憶装置へのアクセス方法及び装置
US6031767A (en) * 1996-09-18 2000-02-29 International Business Machines Corporation Integrated circuit I/O interface that uses excess data I/O pin bandwidth to input control signals or output status information
KR19990024602A (ko) 1997-09-04 1999-04-06 윤종용 루프백을 이용한 개인용 컴퓨터의 병렬포트 검사방법
US6427179B1 (en) * 1997-10-01 2002-07-30 Globespanvirata, Inc. System and method for protocol conversion in a communications system
JP3289775B2 (ja) * 1998-02-27 2002-06-10 日本電気株式会社 Ｌｓｉ、該ｌｓｉを備えた電子機器の制御回路および該制御回路の制御方法
EP0978788A1 (de) 1998-08-04 2000-02-09 Texas Instruments France Verbesserung der DMA-Datenübertragungen
EP0978787A1 (de) * 1998-08-04 2000-02-09 Texas Instruments France Verbesserung zur Datenübertragung zwischen asynchronen Vorrichtungen
US10861497B2 (en) * 2018-05-14 2020-12-08 Mediatek Inc. High framerate video recording
CN118585479B (zh) * 2024-08-02 2024-12-10 广东匠芯创科技有限公司 基于可配置状态信号的并行接口信号传输方法及相关设备

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3970997A (en) * 1974-08-29 1976-07-20 Honeywell Information Systems, Inc. High speed peripheral system interface
US4476527A (en) * 1981-12-10 1984-10-09 Data General Corporation Synchronous data bus with automatically variable data rate
US4509113A (en) * 1982-02-02 1985-04-02 International Business Machines Corporation Peripheral interface adapter circuit for use in I/O controller card having multiple modes of operation
JPS5933527A (ja) * 1982-08-20 1984-02-23 Pioneer Electronic Corp インタ−フエ−ス装置
US4682304A (en) * 1983-08-04 1987-07-21 Tektronix, Inc. Asynchronous multiple buffered communications interface having an independent microprocessor for controlling host/peripheral exchanges
US4837677A (en) * 1985-06-14 1989-06-06 International Business Machines Corporation Multiple port service expansion adapter for a communications controller
US4972470A (en) * 1987-08-06 1990-11-20 Steven Farago Programmable connector
US5142672A (en) * 1987-12-15 1992-08-25 Advanced Micro Devices, Inc. Data transfer controller incorporating direct memory access channels and address mapped input/output windows
US5214760A (en) * 1988-08-26 1993-05-25 Tektronix, Inc. Adaptable multiple port data buffer
FR2639135B1 (fr) * 1988-11-14 1991-02-08 Decimal Snc P Skalli Cie Systeme de communication entre plusieurs microordinateurs
US5235685A (en) * 1989-05-11 1993-08-10 Data General Corp. Interface bus with independent data, command and direct control sections for parallel transfer of information between host and intelligent storage
US5299314A (en) * 1990-03-22 1994-03-29 Xircom, Inc. Network adapter using status inlines and data lines for bi-directionally transferring data between lan and standard p.c. parallel port
US5233692A (en) * 1990-04-06 1993-08-03 Micro Technology, Inc. Enhanced interface permitting multiple-byte parallel transfers of control information and data on a small computer system interface (SCSI) communication bus and a mass storage system incorporating the enhanced interface
US5303349A (en) * 1990-06-06 1994-04-12 Valitek, Inc. Interface for establishing a number of consecutive time frames of bidirectional command and data block communication between a Host's standard parallel port and a peripheral device
EP0501489A1 (de) * 1991-02-27 1992-09-02 Hewlett-Packard Company Parallelanschlussschnittstelle mit verbesserter Zweckmässigkeit
US5261060A (en) * 1991-03-13 1993-11-09 Traveling Software, Inc. Eight-bit parallel communications method and apparatus
US5335338A (en) * 1991-05-31 1994-08-02 Micro Solutions, Inc. General purpose parallel port interface
US5438671A (en) * 1991-07-19 1995-08-01 Dell U.S.A., L.P. Method and system for transferring compressed bytes of information between separate hard disk drive units
US5414712A (en) * 1991-07-23 1995-05-09 Progressive Computing, Inc. Method for transmitting data using a communication interface box

Also Published As

Publication number Publication date
CA2134459A1 (en) 1993-11-25
GR3023283T3 (en) 1997-07-30
JPH07508115A (ja) 1995-09-07
WO1993023812A1 (en) 1993-11-25
ES2099955T3 (es) 1997-06-01
DE69307879T2 (de) 1997-05-22
ATE148567T1 (de) 1997-02-15
JP3504266B2 (ja) 2004-03-08
EP0640229B1 (de) 1997-01-29
US5636348A (en) 1997-06-03
EP0640229A1 (de) 1995-03-01
DE69307879D1 (de) 1997-03-13

Similar Documents

Publication Publication Date Title
JP3838278B2 (ja) コンピュータ・システムの２つのバス間のブリッジ回路
US4099236A (en) Slave microprocessor for operation with a master microprocessor and a direct memory access controller
US5555381A (en) Microcomputer architecture utilizing an asynchronous bus between microprocessor and industry standard synchronous bus
EP0961976B1 (de) System zur unterteilung von pc-chipset-funktionen zwischen integrierten logik- und torschaltungen
CA2134459C (en) Enhanced parallel port
CA2160500C (en) Pci/isa bridge having an arrangement for responding to pci bridge address parity errors for internal pci slaves in the pci/isa bridge
CA1271562A (en) Interface between a computer bus and a serial packet link
US5678064A (en) Local bus-ISA bridge for supporting PIO and third party DMA data transfers to IDE drives
US5655142A (en) High performance derived local bus and computer system employing the same
US5696987A (en) Hardware based interface for emulation of a standard system control processor
JP3886189B2 (ja) バースト可でキャッシュ不可のメモリアクセスを支援するマイクロプロセッサ装置
US6014717A (en) PCMCIA host adapter and method for variable data transfers
JP2519793B2 (ja) デ―タ転送回路
GB1595471A (en) Computer system
US6052746A (en) Integrated circuit having programmable pull device configured to enable/disable first function in favor of second function according to predetermined scheme before/after reset
US5974492A (en) Method for input/output port replication using an interconnection bus
US6134609A (en) Method for using computer system memory as a modem data buffer by transferring modem I/O data directly to system controller and transferring corresponding system controller data directly to main memory
US5748944A (en) Apparatus for slave DMA emulation on a computer system bus
KR950005214B1 (ko) 퍼스널 컴퓨터 시스템
US6078973A (en) System controller interfacing a main memory and a modem and transferring data directly between dedicated region of the memory and the modem I/O circuitry
KR0170742B1 (ko) 엠버스를 이용한 데이터 전송 방법
JPH07244633A (ja) インタフェース装置
JPH0381857A (ja) 中央演算処理装置の調停回路
JPH0816535A (ja) Ｃｐｕシステム
KR19990011440A (ko) 모든 cpu에 접근이 가능한 인터페이스 장치

Legal Events

Date Code Title Description
EEER Examination request