CA2140960C - Type de source a transfert de blocs de bits lineaire - Google Patents

Type de source a transfert de blocs de bits lineaire Download PDF

Info

Publication number
CA2140960C
CA2140960C CA 2140960 CA2140960A CA2140960C CA 2140960 C CA2140960 C CA 2140960C CA 2140960 CA2140960 CA 2140960 CA 2140960 A CA2140960 A CA 2140960A CA 2140960 C CA2140960 C CA 2140960C
Authority
CA
Canada
Prior art keywords
memory
display
linear
pixel data
cache memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA 2140960
Other languages
English (en)
Other versions
CA2140960A1 (fr
Inventor
Adrian H. Hartog
Sanford S. Lum
Josh Grossman
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ATI Technologies ULC
Original Assignee
ATI Technologies ULC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ATI Technologies ULC filed Critical ATI Technologies ULC
Publication of CA2140960A1 publication Critical patent/CA2140960A1/fr
Application granted granted Critical
Publication of CA2140960C publication Critical patent/CA2140960C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Controls And Circuits For Display Device (AREA)
  • Image Input (AREA)
  • Digital Computer Display Output (AREA)
CA 2140960 1994-09-23 1995-01-24 Type de source a transfert de blocs de bits lineaire Expired - Fee Related CA2140960C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US31117194A 1994-09-23 1994-09-23
US08/311,171 1994-09-23

Publications (2)

Publication Number Publication Date
CA2140960A1 CA2140960A1 (fr) 1996-03-24
CA2140960C true CA2140960C (fr) 2000-11-07

Family

ID=23205720

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 2140960 Expired - Fee Related CA2140960C (fr) 1994-09-23 1995-01-24 Type de source a transfert de blocs de bits lineaire

Country Status (1)

Country Link
CA (1) CA2140960C (fr)

Also Published As

Publication number Publication date
CA2140960A1 (fr) 1996-03-24

Similar Documents

Publication Publication Date Title
US5392393A (en) Architecture for a high performance three dimensional graphics accelerator
US6002411A (en) Integrated video and memory controller with data processing and graphical processing capabilities
JPH09245179A (ja) コンピュータグラフィックス装置
GB2149157A (en) High-speed frame buffer refresh apparatus and method
US5768491A (en) Display controller with enhanced video window clipping
US5670993A (en) Display refresh system having reduced memory bandwidth
JP3734226B2 (ja) 圧縮され、ワード整合されたビットマップを高速ブロック転送する方法および装置
EP0279227B1 (fr) Générateur de tracé de vecteur pour l'affichage vidéo à balayage par trame
JPH0355832B2 (fr)
US5590260A (en) Method and apparatus for optimizing the display of fonts in a data processing system
EP0149188B1 (fr) Dispositif de commande d'affichage
EP0658858B1 (fr) Ordinateur graphique
EP0284904B1 (fr) Système de visualisation pour une mémoire de police de symboles
US7397477B2 (en) Memory system having multiple address allocation formats and method for use thereof
JPS5952286A (ja) ビデオｒａｍ書込み制御方式
US6031550A (en) Pixel data X striping in a graphics processor
US6344856B1 (en) Text optimization
CA2140960C (fr) Type de source a transfert de blocs de bits lineaire
JPH0646378B2 (ja) コンピュータ表示装置
US5771371A (en) Method and apparatus for optimizing the display of forms in a data processing system
JPH0562348B2 (fr)
US7006094B2 (en) Method and apparatus for filling an image on a display screen
US5734873A (en) Display controller with accelerated drawing of text strings
US5812143A (en) General pattern blit source type
KR0158483B1 (ko) 바이트 쓰기 선택값 생성회로

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed

Effective date: 20150126