CA2244810A1 - Methode d'acces memoire - Google Patents
Methode d'acces memoire Download PDFInfo
- Publication number
- CA2244810A1 CA2244810A1 CA002244810A CA2244810A CA2244810A1 CA 2244810 A1 CA2244810 A1 CA 2244810A1 CA 002244810 A CA002244810 A CA 002244810A CA 2244810 A CA2244810 A CA 2244810A CA 2244810 A1 CA2244810 A1 CA 2244810A1
- Authority
- CA
- Canada
- Prior art keywords
- word
- width
- field
- address
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 25
- 238000006467 substitution reaction Methods 0.000 claims abstract description 40
- 239000003550 marker Substances 0.000 claims description 33
- 230000001419 dependent effect Effects 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 239000004606 Fillers/Extenders Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
Landscapes
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Applications Claiming Priority (7)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB9405914.4 | 1994-03-24 | ||
| GB9405914A GB9405914D0 (en) | 1994-03-24 | 1994-03-24 | Video decompression |
| GB9415387A GB9415387D0 (en) | 1994-07-29 | 1994-07-29 | Method and apparatus for addressing memory |
| GB9503964.0 | 1995-02-28 | ||
| GB9415387.1 | 1995-02-28 | ||
| GB9503964A GB2287808B (en) | 1994-03-24 | 1995-02-28 | Method and apparatus for interfacing with ram |
| CA002145379A CA2145379C (fr) | 1994-03-24 | 1995-03-23 | Methode et dispositif d'adressage memoire |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002145379A Division CA2145379C (fr) | 1994-03-24 | 1995-03-23 | Methode et dispositif d'adressage memoire |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA2244810A1 true CA2244810A1 (fr) | 1995-09-25 |
Family
ID=27427222
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002244810A Abandoned CA2244810A1 (fr) | 1994-03-24 | 1995-03-23 | Methode d'acces memoire |
Country Status (1)
| Country | Link |
|---|---|
| CA (1) | CA2244810A1 (fr) |
-
1995
- 1995-03-23 CA CA002244810A patent/CA2244810A1/fr not_active Abandoned
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2145379C (fr) | Methode et dispositif d'adressage memoire | |
| US4675809A (en) | Data processing system for floating point data having a variable length exponent part | |
| US4665538A (en) | Bidirectional barrel shift circuit | |
| US4852049A (en) | Vector mask operation control unit | |
| US6304956B1 (en) | Using two barrel shifters to implement shift, rotate, rotate with carry, and shift double as specified by the X86 architecture | |
| KR910003486A (ko) | 비트 순서 전환 장치 | |
| US4744043A (en) | Data processor execution unit which receives data with reduced instruction overhead | |
| US4999808A (en) | Dual byte order data processor | |
| US5699544A (en) | Method and apparatus for using a fixed width word for addressing variable width data | |
| US4130880A (en) | Data storage system for addressing data stored in adjacent word locations | |
| CA1150845A (fr) | Processeur de donnees controle par microprogrammes | |
| EP0510635B1 (fr) | Génération d'adresses dans une unité de traitement de données | |
| US4635220A (en) | Binary coded decimal number division apparatus | |
| US5008852A (en) | Parallel accessible memory device | |
| EP0217479A2 (fr) | Unité de traitement d'information | |
| EP0234187B1 (fr) | Mécanisme de transfert contrôlé par programme dans une unité programmable avec des largeurs de voie de données variables | |
| JPH034936B2 (fr) | ||
| US6886159B2 (en) | Computer system, virtual machine, runtime representation of object, storage media and program transmission apparatus | |
| US6931508B2 (en) | Device and method for information processing | |
| US6081869A (en) | Bit-field peripheral | |
| EP0444624A2 (fr) | Appareil générateur d'une adresse d'accès en mémoire | |
| US5983370A (en) | Four state token passing alignment fault state circuit for microprocessor address misalignment fault generation having combined read/write port | |
| GB9512947D0 (en) | Cyclic redundancy coder | |
| US5978957A (en) | Very fast pipelined shifter element with parity prediction | |
| JPH03130859A (ja) | メモリ転送回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| FZDE | Dead |