CA2282166A1 - Methode et appareil de raccordement d'un processeur de signaux numeriques a un bus pci - Google Patents

Methode et appareil de raccordement d'un processeur de signaux numeriques a un bus pci Download PDF

Info

Publication number
CA2282166A1
CA2282166A1 CA 2282166 CA2282166A CA2282166A1 CA 2282166 A1 CA2282166 A1 CA 2282166A1 CA 2282166 CA2282166 CA 2282166 CA 2282166 A CA2282166 A CA 2282166A CA 2282166 A1 CA2282166 A1 CA 2282166A1
Authority
CA
Canada
Prior art keywords
pci
dsp
bus
circuit
interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA 2282166
Other languages
English (en)
Other versions
CA2282166C (fr
Inventor
Michael Mojaver
Ray Broemmelsiek
Andy Sheedy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
IDT Canada Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CA 2282166 priority Critical patent/CA2282166C/fr
Publication of CA2282166A1 publication Critical patent/CA2282166A1/fr
Application granted granted Critical
Publication of CA2282166C publication Critical patent/CA2282166C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/4031—Coupling between buses using bus bridges with arbitration

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
CA 2282166 1998-09-11 1999-09-10 Methode et appareil de raccordement d'un processeur de signaux numeriques a un bus pci Expired - Fee Related CA2282166C (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA 2282166 CA2282166C (fr) 1998-09-11 1999-09-10 Methode et appareil de raccordement d'un processeur de signaux numeriques a un bus pci

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CA2247007 1998-09-11
CA2,247,007 1998-09-11
CA 2282166 CA2282166C (fr) 1998-09-11 1999-09-10 Methode et appareil de raccordement d'un processeur de signaux numeriques a un bus pci

Publications (2)

Publication Number Publication Date
CA2282166A1 true CA2282166A1 (fr) 2000-03-11
CA2282166C CA2282166C (fr) 2005-08-16

Family

ID=31716454

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 2282166 Expired - Fee Related CA2282166C (fr) 1998-09-11 1999-09-10 Methode et appareil de raccordement d'un processeur de signaux numeriques a un bus pci

Country Status (1)

Country Link
CA (1) CA2282166C (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100395745C (zh) * 2004-05-10 2008-06-18 联发科技股份有限公司 计算机系统以及外围装置的控制系统
CN109308283A (zh) * 2018-08-31 2019-02-05 西安微电子技术研究所 一种SoC片上系统及其外设总线切换方法
CN118606259A (zh) * 2024-08-09 2024-09-06 湖南进芯电子科技有限公司 一种桥接芯片、多芯片通信方法及系统

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100395745C (zh) * 2004-05-10 2008-06-18 联发科技股份有限公司 计算机系统以及外围装置的控制系统
CN109308283A (zh) * 2018-08-31 2019-02-05 西安微电子技术研究所 一种SoC片上系统及其外设总线切换方法
CN109308283B (zh) * 2018-08-31 2022-11-22 西安微电子技术研究所 一种SoC片上系统及其外设总线切换方法
CN118606259A (zh) * 2024-08-09 2024-09-06 湖南进芯电子科技有限公司 一种桥接芯片、多芯片通信方法及系统

Also Published As

Publication number Publication date
CA2282166C (fr) 2005-08-16

Similar Documents

Publication Publication Date Title
MY109682A (en) Exchanging data and clock lines on multiple format data buses.
US9098642B2 (en) Dual bus standard switching bus controller
WO1998011693A3 (fr) Traducteur de protocole serie a faible consommation utilisable avec les systemes electroniques a cartes multicircuits
US6772263B1 (en) PCI arbiter with hot plug controller support
US5826048A (en) PCI bus with reduced number of signals
JP3232283B2 (ja) Ｐｃｉバスをサポートするコンピュータ・システム
US5507002A (en) Peripheral component interconnect special cycle protocol using soft message IDS
AU3649597A (en) Parallel packetized intermodule arbitrated high speed control and data bus
KR950035193A (ko) 컴퓨터 네트워크 및 음성 정보와 데이타 정보를 통신하는 방법
EP0283115A3 (en) Methods and apparatus for achieving a high performance system interface for a reduced instruction set computer system
TW371330B (en) Peripheral component interconnect (PCI) architecture having hot-plugging capability for a data-processing system
EP0962863A3 (fr) Maintenance simultanée d'un DASD pour un sous ensemble DASD basé sur le bus PCI
EP0378426A3 (fr) Transmission de données utilisant les lignes d'adresse d'un bus
EP0762687A3 (fr) Architecture expansible locale d'un bus intersystème pour un environnement multiplexé
MY115097A (en) Computer system providing a universal architecture adaptive to a variety of processor types and bus protocols
WO2002041153A3 (fr) Systeme et un procede pour mettre en oeuvre un plan d'interruption a plusieurs niveaux dans un systeme informatique
EP1187031A3 (fr) Système d'interface de passerelle de bus
MY118231A (en) Multi-protocol data bus system
US5748918A (en) Method and apparatus for supporting two subtractive decode agents on the same bus in a computer system
EP0971292A3 (fr) Procédé et dispositif de transfers de données sur un bus d'interface de processeur
CA2271905A1 (fr) Appareil de traitement de signaux numeriques
CA2282166A1 (fr) Methode et appareil de raccordement d'un processeur de signaux numeriques a un bus pci
KR950012237A (ko) 데이터 프로세서 제어 방법 및 버스 프로토콜
JPS6479850A (en) Effective using method for bus
EP0130471A3 (fr) Contrôleur d'interface pour connecter plusieurs bus asynchrones et système de traitement de données comprenant un tel contrôleur

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed