CA2318318C - Compteur de cycles haute vitesse pour tests automatises - Google Patents

Compteur de cycles haute vitesse pour tests automatises Download PDF

Info

Publication number
CA2318318C
CA2318318C CA 2318318 CA2318318A CA2318318C CA 2318318 C CA2318318 C CA 2318318C CA 2318318 CA2318318 CA 2318318 CA 2318318 A CA2318318 A CA 2318318A CA 2318318 C CA2318318 C CA 2318318C
Authority
CA
Canada
Prior art keywords
count
signal
counter
block
counting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA 2318318
Other languages
English (en)
Other versions
CA2318318A1 (fr
Inventor
Adrian Israel
Jody Defazio
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mosaid Technologies Inc
Original Assignee
Mosaid Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mosaid Technologies Inc filed Critical Mosaid Technologies Inc
Priority to CA 2318318 priority Critical patent/CA2318318C/fr
Publication of CA2318318A1 publication Critical patent/CA2318318A1/fr
Application granted granted Critical
Publication of CA2318318C publication Critical patent/CA2318318C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
    • H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
    • H03K23/54—Ring counters, i.e. feedback shift register counters
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31922—Timing generation or clock distribution

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Error Detection And Correction (AREA)
CA 2318318 2000-09-01 2000-09-01 Compteur de cycles haute vitesse pour tests automatises Expired - Fee Related CA2318318C (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA 2318318 CA2318318C (fr) 2000-09-01 2000-09-01 Compteur de cycles haute vitesse pour tests automatises

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA 2318318 CA2318318C (fr) 2000-09-01 2000-09-01 Compteur de cycles haute vitesse pour tests automatises

Publications (2)

Publication Number Publication Date
CA2318318A1 CA2318318A1 (fr) 2002-03-01
CA2318318C true CA2318318C (fr) 2005-08-30

Family

ID=4167095

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 2318318 Expired - Fee Related CA2318318C (fr) 2000-09-01 2000-09-01 Compteur de cycles haute vitesse pour tests automatises

Country Status (1)

Country Link
CA (1) CA2318318C (fr)

Also Published As

Publication number Publication date
CA2318318A1 (fr) 2002-03-01

Similar Documents

Publication Publication Date Title
US6963221B2 (en) Methods and circuitry for implementing first-in first-out structure
US4935944A (en) Frequency divider circuit with integer and non-integer divisors
US6075392A (en) Circuit for the glitch-free changeover of digital signals
KR20120088136A (ko) 동기 회로
US6501816B1 (en) Fully programmable multimodulus prescaler
US6396312B1 (en) Gate transition counter
US6472913B2 (en) Method and apparatus for data sampling
GB2359706A (en) Synchronising data and clock signals using a programmable delay circuit
US6404839B1 (en) Selectable clock divider circuit with a 50% duty cycle clock
US5574753A (en) Glitch free clock start/stop control circuit for outputting a single clock signal and a single sync signal from a plurality of sync signal inputs and a plurality of clock signal inputs
US5744992A (en) Digital phase shifter
US7719332B2 (en) Glitch reduced delay lock loop circuits and methods for using such
CA2318318C (fr) Compteur de cycles haute vitesse pour tests automatises
US7436725B2 (en) Data generator having stable duration from trigger arrival to data output start
US8278985B2 (en) Synchronization circuit
US20180083606A1 (en) Folded divider architecture
US6026141A (en) One load conditional look ahead counter
US4759042A (en) Parallel-to-serial converter
KR100278271B1 (ko) 클럭주파수분주장치
KR20010006850A (ko) 스큐 포인터 발생 회로 및 방법
KR100261868B1 (ko) 주파수 분주 장치
US20020172311A1 (en) Large-input-delay variation tolerant (lidvt) receiver adopting FIFO mechanism
EP1618660A1 (fr) Procede d'activation pour la prevention d'impulsions transitoires dans une forme d'onde
JP3115756B2 (ja) デマルチプレクサ回路
KR930005653B1 (ko) 클럭 가변회로

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed

Effective date: 20160901