CH641581A5 - Datenverarbeitungseinrichtung. - Google Patents

Datenverarbeitungseinrichtung. Download PDF

Info

Publication number
CH641581A5
CH641581A5 CH67379A CH67379A CH641581A5 CH 641581 A5 CH641581 A5 CH 641581A5 CH 67379 A CH67379 A CH 67379A CH 67379 A CH67379 A CH 67379A CH 641581 A5 CH641581 A5 CH 641581A5
Authority
CH
Switzerland
Prior art keywords
data
address
transfer
memory
map
Prior art date
Application number
CH67379A
Other languages
German (de)
English (en)
Inventor
Joseph E Samson
Original Assignee
Data General Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Data General Corp filed Critical Data General Corp
Publication of CH641581A5 publication Critical patent/CH641581A5/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1081—Address translation for peripheral access to main memory, e.g. direct memory access [DMA]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Bus Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
  • Debugging And Monitoring (AREA)
CH67379A 1978-01-23 1979-01-23 Datenverarbeitungseinrichtung. CH641581A5 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US87169078A 1978-01-23 1978-01-23

Publications (1)

Publication Number Publication Date
CH641581A5 true CH641581A5 (de) 1984-02-29

Family

ID=25357925

Family Applications (1)

Application Number Title Priority Date Filing Date
CH67379A CH641581A5 (de) 1978-01-23 1979-01-23 Datenverarbeitungseinrichtung.

Country Status (12)

Country Link
JP (1) JPS54121032A (da)
AU (1) AU526317B2 (da)
BR (1) BR7900407A (da)
CA (1) CA1128213A (da)
CH (1) CH641581A5 (da)
DE (1) DE2902477A1 (da)
DK (1) DK157954C (da)
FR (1) FR2415336B1 (da)
GB (1) GB2013006B (da)
IT (1) IT1110622B (da)
NL (1) NL7900439A (da)
SE (1) SE444996B (da)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4459677A (en) * 1980-04-11 1984-07-10 Ampex Corporation VIQ Computer graphics system
US4476527A (en) * 1981-12-10 1984-10-09 Data General Corporation Synchronous data bus with automatically variable data rate
GB2138182B (en) * 1983-04-14 1986-09-24 Standard Telephones Cables Ltd Digital processor
US4607365A (en) * 1983-11-14 1986-08-19 Tandem Computers Incorporated Fault-tolerant communications controller system
US4847750A (en) * 1986-02-13 1989-07-11 Intelligent Instrumentation, Inc. Peripheral DMA controller for data acquisition system
JP2570847B2 (ja) * 1989-02-08 1997-01-16 日本電気株式会社 データ転送方式
CN108241516B (zh) * 2018-02-09 2021-06-18 深圳科立讯通信有限公司 嵌入式系统程序加载方法、装置、计算机设备和存储介质

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3673576A (en) * 1970-07-13 1972-06-27 Eg & G Inc Programmable computer-peripheral interface
GB1447297A (en) * 1972-12-06 1976-08-25 Amdahl Corp Data processing system
US3976977A (en) * 1975-03-26 1976-08-24 Honeywell Information Systems, Inc. Processor for input-output processing system
JPS522231A (en) * 1975-06-24 1977-01-08 Hitachi Ltd Information processing apparatus
JPS5272543A (en) * 1975-12-15 1977-06-17 Hitachi Ltd Channel equipment of having address converting function
US4055851A (en) * 1976-02-13 1977-10-25 Digital Equipment Corporation Memory module with means for generating a control signal that inhibits a subsequent overlapped memory cycle during a reading operation portion of a reading memory cycle

Also Published As

Publication number Publication date
NL7900439A (nl) 1979-07-25
IT7919549A0 (it) 1979-01-23
DK3979A (da) 1979-07-24
IT1110622B (it) 1985-12-23
BR7900407A (pt) 1979-08-21
GB2013006B (en) 1982-08-25
AU4322779A (en) 1979-08-02
SE444996B (sv) 1986-05-20
SE7900138L (sv) 1979-07-24
DK157954C (da) 1990-08-13
GB2013006A (en) 1979-08-01
DK157954B (da) 1990-03-05
JPS54121032A (en) 1979-09-19
FR2415336B1 (fr) 1987-04-24
CA1128213A (en) 1982-07-20
FR2415336A1 (fr) 1979-08-17
AU526317B2 (en) 1983-01-06
JPS6259821B2 (da) 1987-12-12
DE2902477A1 (de) 1979-07-26

Similar Documents

Publication Publication Date Title
DE3586487T2 (de) Kohaerentes interface mit zurueckgeschleiften sende- und empfangsspeichern.
DE69323861T2 (de) Multiprozessorsystem mit gemeinsamem Speicher
DE69322310T2 (de) Busarchitektur für integrierten Daten/- und Videospeicher
DE3127349C2 (da)
EP0951682B1 (de) IO- UND SPEICHERBUSSYSTEM FÜR DFPs SOWIE BAUSTEINE MIT ZWEI- ODER MEHRDIMENSIONALEN PROGRAMMIERBAREN ZELLSTRUKTUREN
DE3586486T2 (de) Interface-vorrichtung zwischen mindestens einem kanal und mindestens einem bus.
DE2809602C3 (de) Kanalbus-Steuereinrichtung
EP0156339B1 (de) Verfahren und Anordnung zum Herstellen und Betreiben einer Zeitvielfach-Breitbandverbindung in einer Zeitvielfach-Vermittlungsstelle
DE2944419C2 (da)
DE19900345A9 (de) Vorrichtung und Verfahren für die Bereitstellung einer Schnittstelle für eine Verbundsteuereinheit eines Universellen Seriellen Buses
DE19900345A1 (de) Vorrichtung und Verfahren für die Bereitstellung einer Schnittstelle für eine Verbundsteuereinheit eines Universellen Seriellen Buses
EP0185260B1 (de) Schnittstelle für direkten Nachrichtenaustausch
CH641581A5 (de) Datenverarbeitungseinrichtung.
DE2828741A1 (de) Einrichtung fuer die weiterleitung von speicherzugriffsanforderungen
DE3936339C2 (de) DMA-Controller
DE3911721A1 (de) Schaltung zur verzoegerten freigabe eines schreibvorganges in einen vorratsspeicher fuer ein zweifachbus-mikrocomputersystem
DE69032757T2 (de) Speichervorrichtung
DE69320732T2 (de) Verfahren zur Gerätadressierung und zur Datensignalübertragung auf einem Bus
DE2404887C2 (de) Schaltungsanordnung für den Informationsaustausch mit einem Rechner
DE3247083A1 (de) Mehrprozessorsystem
DE69013327T2 (de) Pakete-/schnelle-pakete-vermittlung für sprache und daten.
EP1308846B1 (de) Datenübertragungseinrichtung
DE3751693T2 (de) Speicherzugriffsteuerung
DE19846914C2 (de) Datenbus und Verfahren zum Kommunizieren zweier Baugruppen mittels eines solchen Datenbusses
DE2717700A1 (de) Speicherzugriffsanordnung

Legal Events

Date Code Title Description
PL Patent ceased
PL Patent ceased