CH642814GA3 - Method and device for synchronising mains-operated electronic clocks having battery back-up - Google Patents

Method and device for synchronising mains-operated electronic clocks having battery back-up Download PDF

Info

Publication number
CH642814GA3
CH642814GA3 CH457482A CH457482A CH642814GA3 CH 642814G A3 CH642814G A3 CH 642814GA3 CH 457482 A CH457482 A CH 457482A CH 457482 A CH457482 A CH 457482A CH 642814G A3 CH642814G A3 CH 642814GA3
Authority
CH
Switzerland
Prior art keywords
mains
input
pulses
clock
circuits
Prior art date
Application number
CH457482A
Other languages
German (de)
Other versions
CH642814B (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Publication of CH642814B publication Critical patent/CH642814B/en
Application filed filed Critical
Priority to CH457482A priority Critical patent/CH642814GA3/en
Publication of CH642814GA3 publication Critical patent/CH642814GA3/en

Links

Classifications

    • G—PHYSICS
    • G04—HOROLOGY
    • G04G—ELECTRONIC TIME-PIECES
    • G04G7/00—Synchronisation

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Electromechanical Clocks (AREA)
  • Charge And Discharge Circuits For Batteries Or The Like (AREA)
  • Electronic Switches (AREA)

Abstract

The method and device are intended for two embodiments of mains-synchronised integrated clock circuits (2, 2a), of which one (2) has an input (5) for pulses at mains frequency and an input (R) for resetting pulses, and the second has only one (S)-input. In the event of a mains failure, the clock circuits continue to emit 1 Hz pulses which control the synchronisation after mains voltage has returned. A short mains failure does not impair the synchronisation. The device contains logic circuits (1, 13, 14, 15 or 18) in addition to the clock circuits (2, 2a). The logic circuits (1, 14) consist of at least one D flipflop (5) and an AND gate (6). The clock circuit (2) with a resetting input (R) contains a logic circuit (1) having an input for 1 Hz pulses and a differentiating network (7). The clock circuit (2a) with only one synchronisation input (S) requires a downstream pulse shaper (13) for 1 Hz pulses, a changeover switch (18) switched by the logic circuit (14), and an oscillator (15). <IMAGE>
CH457482A 1982-07-28 1982-07-28 Method and device for synchronising mains-operated electronic clocks having battery back-up CH642814GA3 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CH457482A CH642814GA3 (en) 1982-07-28 1982-07-28 Method and device for synchronising mains-operated electronic clocks having battery back-up

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CH457482A CH642814GA3 (en) 1982-07-28 1982-07-28 Method and device for synchronising mains-operated electronic clocks having battery back-up

Publications (2)

Publication Number Publication Date
CH642814B CH642814B (en)
CH642814GA3 true CH642814GA3 (en) 1984-05-15

Family

ID=4278629

Family Applications (1)

Application Number Title Priority Date Filing Date
CH457482A CH642814GA3 (en) 1982-07-28 1982-07-28 Method and device for synchronising mains-operated electronic clocks having battery back-up

Country Status (1)

Country Link
CH (1) CH642814GA3 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CH16172A (en) * 1898-02-21 1898-10-15 Bourseau Jean Baptiste Cartridge for storing pressurized gases
US4277693A (en) * 1979-11-16 1981-07-07 Minnesota Mining And Manufacturing Company Apparatus for providing a time controlled output

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CH16172A (en) * 1898-02-21 1898-10-15 Bourseau Jean Baptiste Cartridge for storing pressurized gases
US4277693A (en) * 1979-11-16 1981-07-07 Minnesota Mining And Manufacturing Company Apparatus for providing a time controlled output

Also Published As

Publication number Publication date
CH642814B (en)

Similar Documents

Publication Publication Date Title
EP0119616A3 (en) Programmable delay circuit
CH647381GA3 (en)
EP0840450A3 (en) Digital control pulse generator
DE3275619D1 (en) Input signal responsive pulse generating and biasing circuit for integrated circuits
ES485969A1 (en) Test circuit for synchronously operating clock generators.
TW430803B (en) Clock synchronous memory
JPS5513806A (en) Multifunction electronic timepiece
CH642814B (en) PROCESS AND DEVICE FOR SYNCHRONIZATION FOR MAINS-OPERATED, BATTERY-ASSISTED ELECTRONIC CLOCKS.
JPS6418376A (en) Image sensing device
US5566138A (en) Counter circuit for controlling the operation of a quartz clock with &#34;one touch&#34; or &#34;fast&#34; electrical resetting of the time
JPS55944A (en) Clock switching system
NL177053C (en) DEVICE FOR ALARM SIGNALING FOR AN ELECTRONIC CLOCK.
JPS56150382A (en) Electronic watch
JPS55102952A (en) Mutual synchronization system
JPS56159629A (en) Display device of camera
GB2002157A (en) Frequency adjustment circuit
JPS5739436A (en) Semiconductor intergrated circuit
SU1018215A1 (en) Pulse shaper
JPS57578A (en) Electronic timepiece
JPS5559315A (en) Pulse generating device
JPS5728477A (en) Solidstate image sensor
KR950022074A (en) Transient elimination circuit and unnecessary switching prevention circuit during redundant clock switching
JPS57160214A (en) Flip-flop circuit and counter circuit using it
SE9501176D0 (en) Device and method of an integrated circuit
JPS5487275A (en) Electronic watch

Legal Events

Date Code Title Description
PL Patent ceased