CN101836193B - 一种同步数据总线装置及数据传输方法 - Google Patents

一种同步数据总线装置及数据传输方法 Download PDF

Info

Publication number
CN101836193B
CN101836193B CN2008801113298A CN200880111329A CN101836193B CN 101836193 B CN101836193 B CN 101836193B CN 2008801113298 A CN2008801113298 A CN 2008801113298A CN 200880111329 A CN200880111329 A CN 200880111329A CN 101836193 B CN101836193 B CN 101836193B
Authority
CN
China
Prior art keywords
data
clock
node
module
characters
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2008801113298A
Other languages
English (en)
Chinese (zh)
Other versions
CN101836193A (zh
Inventor
詹姆斯·H·琼斯
凯文·D·德鲁克
乔恩·C.r.·贝内特
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Violin Memory Inc
Original Assignee
Violin Memory Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Violin Memory Inc filed Critical Violin Memory Inc
Publication of CN101836193A publication Critical patent/CN101836193A/zh
Application granted granted Critical
Publication of CN101836193B publication Critical patent/CN101836193B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Information Transfer Systems (AREA)
  • Small-Scale Networks (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Communication Control (AREA)
CN2008801113298A 2007-10-05 2008-10-03 一种同步数据总线装置及数据传输方法 Active CN101836193B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US99789907P 2007-10-05 2007-10-05
US60/997,899 2007-10-05
PCT/US2008/078752 WO2009046300A2 (fr) 2007-10-05 2008-10-03 Appareil de bus de données mésosynchrone et procédé de transmission de données

Publications (2)

Publication Number Publication Date
CN101836193A CN101836193A (zh) 2010-09-15
CN101836193B true CN101836193B (zh) 2012-10-03

Family

ID=40526961

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2008801113298A Active CN101836193B (zh) 2007-10-05 2008-10-03 一种同步数据总线装置及数据传输方法

Country Status (5)

Country Link
EP (1) EP2201463A4 (fr)
JP (1) JP2011502293A (fr)
KR (1) KR101132321B1 (fr)
CN (1) CN101836193B (fr)
WO (1) WO2009046300A2 (fr)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101990089B (zh) * 2009-08-07 2013-01-02 宏碁股份有限公司 串流影音资料传输控制方法及其设备
CN103051441B (zh) * 2013-01-23 2015-03-18 和记奥普泰通信技术有限公司 基于fpga的时钟数据恢复处理方法
KR101579054B1 (ko) 2014-03-26 2015-12-21 한국원자력의학원 포도필로톡신 아세테이트를 유효 성분으로 포함하는 방사선치료 증진제
CN106033231B (zh) * 2015-03-16 2020-03-24 联想(北京)有限公司 一种信息处理方法、时钟分频装置及信息处理系统
CN108259134B (zh) * 2018-01-10 2021-04-13 上海灵动微电子股份有限公司 一种基于afp协议的数据传输方法
KR102090554B1 (ko) 2018-04-13 2020-03-18 한국원자력의학원 β-아포피크로포도필린을 유효 성분으로 포함하는 방사선 치료 증진제
WO2021031153A1 (fr) * 2019-08-21 2021-02-25 华为技术有限公司 Dispositif et système de traitement de données
CN112463671A (zh) * 2020-12-04 2021-03-09 上海君协光电科技发展有限公司 一种数据延时系统、方法、装置、计算机设备及存储介质
CN113360130B (zh) * 2021-08-11 2021-10-29 新华三技术有限公司 一种数据传输方法、装置及系统
CN114495998B (zh) * 2021-12-15 2023-11-10 西安紫光国芯半导体有限公司 一种数据存储器以及电子装置
CN117574819B (zh) * 2023-11-14 2024-06-25 上海奎芯集成电路设计有限公司 一种接收数据偏差调整电路和接收数据偏差调整方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4845709A (en) * 1986-05-14 1989-07-04 Mitsubishi Denki K.K. Data transfer control system
US6356610B1 (en) * 1998-06-23 2002-03-12 Vlsi Technology, Inc. System to avoid unstable data transfer between digital systems
CN1385972A (zh) * 2001-05-14 2002-12-18 华为技术有限公司 光通信系统中上行高速数据的同步接收方法与电路
CN1791120A (zh) * 2004-12-13 2006-06-21 奥特拉股份有限公司 用于优化数据传送的硬知识产权块设计的技术

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2269158B1 (fr) * 1974-04-26 1976-10-15 Ibm France
DE3275801D1 (en) * 1982-09-28 1987-04-23 Ibm Data transmission system
JPS62266943A (ja) * 1986-05-14 1987-11-19 Mitsubishi Electric Corp デ−タ転送制御方式
US5872959A (en) * 1996-09-10 1999-02-16 Lsi Logic Corporation Method and apparatus for parallel high speed data transfer
US6445719B1 (en) * 1998-08-28 2002-09-03 Adtran Inc. Method, system and apparatus for reducing synchronization and resynchronization times for systems with pulse stuffing
US6889336B2 (en) * 2001-01-05 2005-05-03 Micron Technology, Inc. Apparatus for improving output skew for synchronous integrate circuits has delay circuit for generating unique clock signal by applying programmable delay to delayed clock signal
US7065101B2 (en) * 2001-11-15 2006-06-20 International Business Machines Corporation Modification of bus protocol packet for serial data synchronization
KR101095025B1 (ko) * 2003-05-13 2011-12-20 어드밴스드 마이크로 디바이시즈, 인코포레이티드 직렬 메모리 상호접속부를 통해 복수의 메모리 모듈에결합된 호스트를 포함하는 시스템
US7143207B2 (en) * 2003-11-14 2006-11-28 Intel Corporation Data accumulation between data path having redrive circuit and memory device
US20050259692A1 (en) * 2004-05-19 2005-11-24 Zerbe Jared L Crosstalk minimization in serial link systems
JP2006065697A (ja) * 2004-08-27 2006-03-09 Hitachi Ltd 記憶デバイス制御装置
JP2006072968A (ja) * 2004-08-31 2006-03-16 Samsung Electronics Co Ltd 非周期クロックを有するメモリモジュール、メモリユニット、ハブ及びこれらを用いた方法
US7400862B2 (en) * 2004-10-25 2008-07-15 Skyworks Solutions, Inc. Transmit-receive switch architecture providing pre-transmit isolation
EP2383660B1 (fr) * 2005-04-21 2013-06-26 Violin Memory, Inc. Système d'interconnexion

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4845709A (en) * 1986-05-14 1989-07-04 Mitsubishi Denki K.K. Data transfer control system
US6356610B1 (en) * 1998-06-23 2002-03-12 Vlsi Technology, Inc. System to avoid unstable data transfer between digital systems
CN1385972A (zh) * 2001-05-14 2002-12-18 华为技术有限公司 光通信系统中上行高速数据的同步接收方法与电路
CN1791120A (zh) * 2004-12-13 2006-06-21 奥特拉股份有限公司 用于优化数据传送的硬知识产权块设计的技术

Also Published As

Publication number Publication date
WO2009046300A3 (fr) 2009-05-22
KR20100098596A (ko) 2010-09-08
KR101132321B1 (ko) 2012-04-05
EP2201463A2 (fr) 2010-06-30
EP2201463A4 (fr) 2010-10-13
WO2009046300A2 (fr) 2009-04-09
JP2011502293A (ja) 2011-01-20
CN101836193A (zh) 2010-09-15

Similar Documents

Publication Publication Date Title
CN101836193B (zh) 一种同步数据总线装置及数据传输方法
JP6113215B2 (ja) プログラマブルロジックデバイスにおける書き込みレベリングインプリメンテーション
US11907140B2 (en) Serial interface for semiconductor package
US10453517B2 (en) High capacity memory system using controller component
TWI335514B (en) Memory buffers for merging local data from memory modules
CN101405708B (zh) 自动计算机器的存储器系统
CN101583933B (zh) 包含双模式存储器互连的存储器控制器
US12591529B2 (en) Protocol including timing calibration between memory request and data transfer
TW201015338A (en) Enhancing bus efficiency in a memory system
US8112655B2 (en) Mesosynchronous data bus apparatus and method of data transmission
JP2004021409A (ja) メモリシステム及びその制御方法
CN101583934A (zh) 包含高速串联缓冲器的存储器系统
US8332680B2 (en) Methods and systems for operating memory in two modes
WO2024113681A1 (fr) Architecture d'horloge et module de traitement
US9330034B2 (en) Levelization of memory interface for communicating with multiple memory devices
US8510485B2 (en) Low power digital interface
KR102681179B1 (ko) 메모리 모듈
JP7597928B2 (ja) Ｓｅｒｄｅｓインタフェース回路
US20240371422A1 (en) Data receiving circuit for chiplet based storage architectures
US10222992B2 (en) Synchronization method and apparatus for an interconnection network using parallel-headerless TDMA routing
CN112765066B (zh) 用于serdes接口的桥接模块
CN102723943B (zh) 一种cpld及其实现信号电平转换的方法
US7319635B2 (en) Memory system with registered memory module and control method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant