CN87103247A - 报文通信接口电路 - Google Patents

报文通信接口电路 Download PDF

Info

Publication number: CN87103247A
Authority: CN; China
Prior art keywords: circuit; message; buffer circuits; buffer; counter
Prior art date: 1986-04-30
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Pending

Application number

CN87103247A

Other languages

English (en)

Chinese (zh)

Inventor

吉多·雷米·马塞尔·加洛皮恩

Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)

Ata Co

Original Assignee

Ata Co

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

1986-04-30

Filing date

1987-04-29

Publication date

1987-12-30

1986-04-30 Priority claimed from BE2/60976A external-priority patent/BE904702A/nl

1987-04-29 Application filed by Ata Co filed Critical Ata Co

1987-12-30 Publication of CN87103247A publication Critical patent/CN87103247A/zh

Status Pending legal-status Critical Current

Links

239000000872 buffer Substances 0.000 claims abstract description 77
230000006870 function Effects 0.000 claims abstract description 7
230000003068 static effect Effects 0.000 claims abstract description 5
230000015654 memory Effects 0.000 claims description 31
230000002457 bidirectional effect Effects 0.000 claims description 5
238000000034 method Methods 0.000 claims description 2
230000009977 dual effect Effects 0.000 abstract 1
230000003139 buffering effect Effects 0.000 description 2
238000006073 displacement reaction Methods 0.000 description 2
238000005381 potential energy Methods 0.000 description 2
230000000630 rising effect Effects 0.000 description 1

Images

Landscapes

Multi Processors (AREA)

CN87103247A 1986-04-30 1987-04-29 报文通信接口电路 Pending CN87103247A (zh)

Applications Claiming Priority (2)

Application Number	Priority Date	Filing Date	Title
BE2/60976		1986-04-30
BE2/60976A BE904702A (nl)	1986-04-30	1986-04-30	Interface-schakeling voor communicatie door middel van boodschappen.

Publications (1)

Publication Number	Publication Date
CN87103247A true CN87103247A (zh)	1987-12-30

Family

ID=3865807

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
CN87103247A Pending CN87103247A (zh)	1986-04-30	1987-04-29	报文通信接口电路

Country Status (4)

Country	Link
CN (1)	CN87103247A (2)
IN (1)	IN164427B (2)
PT (1)	PT84811B (2)
ZA (1)	ZA873067B (2)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
CN1293739C (zh) *	2002-06-15	2007-01-03	华为技术有限公司	高速数据链路控制协议发送处理模块及其数据处理方法
CN100359457C (zh) *	2004-12-16	2008-01-02	华为技术有限公司	一种基于发送中断的通信接口实现正常工作的方法
CN100401731C (zh) *	2002-06-15	2008-07-09	华为技术有限公司	高速数据链路控制协议接收处理模块及其数据处理方法
CN100419723C (zh) *	2005-12-30	2008-09-17	北京中星微电子有限公司	多中断的缓存装置和方法
CN111385510A (zh) *	2018-12-27	2020-07-07	新唐科技股份有限公司	可切换的i2s接口

1986
- 1986-07-25 IN IN564/CAL/86A patent/IN164427B/en unknown
1987
- 1987-04-29 CN CN87103247A patent/CN87103247A/zh active Pending
- 1987-04-29 ZA ZA873067A patent/ZA873067B/xx unknown
- 1987-04-30 PT PT8481187A patent/PT84811B/pt unknown

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
CN1293739C (zh) *	2002-06-15	2007-01-03	华为技术有限公司	高速数据链路控制协议发送处理模块及其数据处理方法
CN100401731C (zh) *	2002-06-15	2008-07-09	华为技术有限公司	高速数据链路控制协议接收处理模块及其数据处理方法
CN100359457C (zh) *	2004-12-16	2008-01-02	华为技术有限公司	一种基于发送中断的通信接口实现正常工作的方法
CN100419723C (zh) *	2005-12-30	2008-09-17	北京中星微电子有限公司	多中断的缓存装置和方法
CN111385510A (zh) *	2018-12-27	2020-07-07	新唐科技股份有限公司	可切换的i2s接口

Also Published As

Publication number	Publication date
ZA873067B (en)	1987-12-30
PT84811A (en)	1987-05-01
IN164427B (2)	1989-03-18
PT84811B (en)	1989-06-19

Similar Documents

Publication	Publication Date	Title
EP0244540B1 (en)	1993-09-15	Write request buffering apparatus
US4831514A (en)	1989-05-16	Method and device for connecting a 16-bit microprocessor to 8-bit modules
CN1279787A (zh)	2001-01-10	少引线数总线上的存储器事务处理
CN1026806C (zh)	1994-11-30	带有牵伸装置的纺织机
US8185713B2 (en)	2012-05-22	Flexible sequencer design architecture for solid state memory controller
US7529862B2 (en)	2009-05-05	System for providing access of multiple data buffers to a data retaining and processing device
US4167782A (en)	1979-09-11	Continuous updating of cache store
EP0189638A1 (en)	1986-08-06	Bus width adapter
US4412286A (en)	1983-10-25	Tightly coupled multiple instruction multiple data computer system
EP0375194A2 (en)	1990-06-27	Dual port RAM
JPS59501762A (ja)	1984-10-18	直接メモリアクセス・インタ−フエイス装置
JP3569735B2 (ja)	2004-09-29	Ｓｒａｍキャッシュ用ワード幅選択
CN112131176A (zh)	2020-12-25	一种基于pcie的fpga快速局部重构方法
JPH05205005A (ja)	1993-08-13	ロジック・シミュレーション・マシン用ホスト・インタフェース
KR920700432A (ko)	1992-02-19	직접기억장치 접근용 제어기
CN87103247A (zh)	1987-12-30	报文通信接口电路
CN1052562A (zh)	1991-06-26	具有单比特置位和复位功能的主存储器插板
CN1095584C (zh)	2002-12-04	存储器存取之接口电路及存储器存取的方法
CN1109301C (zh)	2003-05-21	显示存储器控制设备
EP0690382A2 (en)	1996-01-03	Computer system with a multiplexed address bus and pipelined write operations
CN115202257B (zh)	2024-01-23	一种lpc总线协议转换及设备并行控制装置及方法
KR960001023B1 (ko)	1996-01-17	이기종 버스시스템에서의 버스 공유방법 및 버스 스와핑장치
CN1635487A (zh)	2005-07-06	一种基于386ex cpu的嵌入式计算机系统
CN1203419C (zh)	2005-05-25	一种具有改进结构的微处理器系统
US5553259A (en)	1996-09-03	Apparatus and method for synchronizing the simultaneous loading of cache program word addresses in dual slice registers

Legal Events

Date	Code	Title
1987-12-30	C06	Publication
1987-12-30	PB01	Publication
1990-02-07	WD01	Invention patent application deemed withdrawn after publication